diff options
Diffstat (limited to 'drivers/serial')
-rw-r--r-- | drivers/serial/atmel_serial.c | 3 | ||||
-rw-r--r-- | drivers/serial/atmel_serial.h | 127 |
2 files changed, 1 insertions, 129 deletions
diff --git a/drivers/serial/atmel_serial.c b/drivers/serial/atmel_serial.c index 111da57f5334..60f52904aad0 100644 --- a/drivers/serial/atmel_serial.c +++ b/drivers/serial/atmel_serial.c | |||
@@ -34,6 +34,7 @@ | |||
34 | #include <linux/tty_flip.h> | 34 | #include <linux/tty_flip.h> |
35 | #include <linux/platform_device.h> | 35 | #include <linux/platform_device.h> |
36 | #include <linux/atmel_pdc.h> | 36 | #include <linux/atmel_pdc.h> |
37 | #include <linux/atmel_serial.h> | ||
37 | 38 | ||
38 | #include <asm/io.h> | 39 | #include <asm/io.h> |
39 | 40 | ||
@@ -45,8 +46,6 @@ | |||
45 | #include <asm/arch/gpio.h> | 46 | #include <asm/arch/gpio.h> |
46 | #endif | 47 | #endif |
47 | 48 | ||
48 | #include "atmel_serial.h" | ||
49 | |||
50 | #if defined(CONFIG_SERIAL_ATMEL_CONSOLE) && defined(CONFIG_MAGIC_SYSRQ) | 49 | #if defined(CONFIG_SERIAL_ATMEL_CONSOLE) && defined(CONFIG_MAGIC_SYSRQ) |
51 | #define SUPPORT_SYSRQ | 50 | #define SUPPORT_SYSRQ |
52 | #endif | 51 | #endif |
diff --git a/drivers/serial/atmel_serial.h b/drivers/serial/atmel_serial.h deleted file mode 100644 index e0141776517c..000000000000 --- a/drivers/serial/atmel_serial.h +++ /dev/null | |||
@@ -1,127 +0,0 @@ | |||
1 | /* | ||
2 | * drivers/serial/atmel_serial.h | ||
3 | * | ||
4 | * Copyright (C) 2005 Ivan Kokshaysky | ||
5 | * Copyright (C) SAN People | ||
6 | * | ||
7 | * USART registers. | ||
8 | * Based on AT91RM9200 datasheet revision E. | ||
9 | * | ||
10 | * This program is free software; you can redistribute it and/or modify | ||
11 | * it under the terms of the GNU General Public License as published by | ||
12 | * the Free Software Foundation; either version 2 of the License, or | ||
13 | * (at your option) any later version. | ||
14 | */ | ||
15 | |||
16 | #ifndef ATMEL_SERIAL_H | ||
17 | #define ATMEL_SERIAL_H | ||
18 | |||
19 | #define ATMEL_US_CR 0x00 /* Control Register */ | ||
20 | #define ATMEL_US_RSTRX (1 << 2) /* Reset Receiver */ | ||
21 | #define ATMEL_US_RSTTX (1 << 3) /* Reset Transmitter */ | ||
22 | #define ATMEL_US_RXEN (1 << 4) /* Receiver Enable */ | ||
23 | #define ATMEL_US_RXDIS (1 << 5) /* Receiver Disable */ | ||
24 | #define ATMEL_US_TXEN (1 << 6) /* Transmitter Enable */ | ||
25 | #define ATMEL_US_TXDIS (1 << 7) /* Transmitter Disable */ | ||
26 | #define ATMEL_US_RSTSTA (1 << 8) /* Reset Status Bits */ | ||
27 | #define ATMEL_US_STTBRK (1 << 9) /* Start Break */ | ||
28 | #define ATMEL_US_STPBRK (1 << 10) /* Stop Break */ | ||
29 | #define ATMEL_US_STTTO (1 << 11) /* Start Time-out */ | ||
30 | #define ATMEL_US_SENDA (1 << 12) /* Send Address */ | ||
31 | #define ATMEL_US_RSTIT (1 << 13) /* Reset Iterations */ | ||
32 | #define ATMEL_US_RSTNACK (1 << 14) /* Reset Non Acknowledge */ | ||
33 | #define ATMEL_US_RETTO (1 << 15) /* Rearm Time-out */ | ||
34 | #define ATMEL_US_DTREN (1 << 16) /* Data Terminal Ready Enable [AT91RM9200 only] */ | ||
35 | #define ATMEL_US_DTRDIS (1 << 17) /* Data Terminal Ready Disable [AT91RM9200 only] */ | ||
36 | #define ATMEL_US_RTSEN (1 << 18) /* Request To Send Enable */ | ||
37 | #define ATMEL_US_RTSDIS (1 << 19) /* Request To Send Disable */ | ||
38 | |||
39 | #define ATMEL_US_MR 0x04 /* Mode Register */ | ||
40 | #define ATMEL_US_USMODE (0xf << 0) /* Mode of the USART */ | ||
41 | #define ATMEL_US_USMODE_NORMAL 0 | ||
42 | #define ATMEL_US_USMODE_RS485 1 | ||
43 | #define ATMEL_US_USMODE_HWHS 2 | ||
44 | #define ATMEL_US_USMODE_MODEM 3 | ||
45 | #define ATMEL_US_USMODE_ISO7816_T0 4 | ||
46 | #define ATMEL_US_USMODE_ISO7816_T1 6 | ||
47 | #define ATMEL_US_USMODE_IRDA 8 | ||
48 | #define ATMEL_US_USCLKS (3 << 4) /* Clock Selection */ | ||
49 | #define ATMEL_US_USCLKS_MCK (0 << 4) | ||
50 | #define ATMEL_US_USCLKS_MCK_DIV8 (1 << 4) | ||
51 | #define ATMEL_US_USCLKS_SCK (3 << 4) | ||
52 | #define ATMEL_US_CHRL (3 << 6) /* Character Length */ | ||
53 | #define ATMEL_US_CHRL_5 (0 << 6) | ||
54 | #define ATMEL_US_CHRL_6 (1 << 6) | ||
55 | #define ATMEL_US_CHRL_7 (2 << 6) | ||
56 | #define ATMEL_US_CHRL_8 (3 << 6) | ||
57 | #define ATMEL_US_SYNC (1 << 8) /* Synchronous Mode Select */ | ||
58 | #define ATMEL_US_PAR (7 << 9) /* Parity Type */ | ||
59 | #define ATMEL_US_PAR_EVEN (0 << 9) | ||
60 | #define ATMEL_US_PAR_ODD (1 << 9) | ||
61 | #define ATMEL_US_PAR_SPACE (2 << 9) | ||
62 | #define ATMEL_US_PAR_MARK (3 << 9) | ||
63 | #define ATMEL_US_PAR_NONE (4 << 9) | ||
64 | #define ATMEL_US_PAR_MULTI_DROP (6 << 9) | ||
65 | #define ATMEL_US_NBSTOP (3 << 12) /* Number of Stop Bits */ | ||
66 | #define ATMEL_US_NBSTOP_1 (0 << 12) | ||
67 | #define ATMEL_US_NBSTOP_1_5 (1 << 12) | ||
68 | #define ATMEL_US_NBSTOP_2 (2 << 12) | ||
69 | #define ATMEL_US_CHMODE (3 << 14) /* Channel Mode */ | ||
70 | #define ATMEL_US_CHMODE_NORMAL (0 << 14) | ||
71 | #define ATMEL_US_CHMODE_ECHO (1 << 14) | ||
72 | #define ATMEL_US_CHMODE_LOC_LOOP (2 << 14) | ||
73 | #define ATMEL_US_CHMODE_REM_LOOP (3 << 14) | ||
74 | #define ATMEL_US_MSBF (1 << 16) /* Bit Order */ | ||
75 | #define ATMEL_US_MODE9 (1 << 17) /* 9-bit Character Length */ | ||
76 | #define ATMEL_US_CLKO (1 << 18) /* Clock Output Select */ | ||
77 | #define ATMEL_US_OVER (1 << 19) /* Oversampling Mode */ | ||
78 | #define ATMEL_US_INACK (1 << 20) /* Inhibit Non Acknowledge */ | ||
79 | #define ATMEL_US_DSNACK (1 << 21) /* Disable Successive NACK */ | ||
80 | #define ATMEL_US_MAX_ITER (7 << 24) /* Max Iterations */ | ||
81 | #define ATMEL_US_FILTER (1 << 28) /* Infrared Receive Line Filter */ | ||
82 | |||
83 | #define ATMEL_US_IER 0x08 /* Interrupt Enable Register */ | ||
84 | #define ATMEL_US_RXRDY (1 << 0) /* Receiver Ready */ | ||
85 | #define ATMEL_US_TXRDY (1 << 1) /* Transmitter Ready */ | ||
86 | #define ATMEL_US_RXBRK (1 << 2) /* Break Received / End of Break */ | ||
87 | #define ATMEL_US_ENDRX (1 << 3) /* End of Receiver Transfer */ | ||
88 | #define ATMEL_US_ENDTX (1 << 4) /* End of Transmitter Transfer */ | ||
89 | #define ATMEL_US_OVRE (1 << 5) /* Overrun Error */ | ||
90 | #define ATMEL_US_FRAME (1 << 6) /* Framing Error */ | ||
91 | #define ATMEL_US_PARE (1 << 7) /* Parity Error */ | ||
92 | #define ATMEL_US_TIMEOUT (1 << 8) /* Receiver Time-out */ | ||
93 | #define ATMEL_US_TXEMPTY (1 << 9) /* Transmitter Empty */ | ||
94 | #define ATMEL_US_ITERATION (1 << 10) /* Max number of Repetitions Reached */ | ||
95 | #define ATMEL_US_TXBUFE (1 << 11) /* Transmission Buffer Empty */ | ||
96 | #define ATMEL_US_RXBUFF (1 << 12) /* Reception Buffer Full */ | ||
97 | #define ATMEL_US_NACK (1 << 13) /* Non Acknowledge */ | ||
98 | #define ATMEL_US_RIIC (1 << 16) /* Ring Indicator Input Change [AT91RM9200 only] */ | ||
99 | #define ATMEL_US_DSRIC (1 << 17) /* Data Set Ready Input Change [AT91RM9200 only] */ | ||
100 | #define ATMEL_US_DCDIC (1 << 18) /* Data Carrier Detect Input Change [AT91RM9200 only] */ | ||
101 | #define ATMEL_US_CTSIC (1 << 19) /* Clear to Send Input Change */ | ||
102 | #define ATMEL_US_RI (1 << 20) /* RI */ | ||
103 | #define ATMEL_US_DSR (1 << 21) /* DSR */ | ||
104 | #define ATMEL_US_DCD (1 << 22) /* DCD */ | ||
105 | #define ATMEL_US_CTS (1 << 23) /* CTS */ | ||
106 | |||
107 | #define ATMEL_US_IDR 0x0c /* Interrupt Disable Register */ | ||
108 | #define ATMEL_US_IMR 0x10 /* Interrupt Mask Register */ | ||
109 | #define ATMEL_US_CSR 0x14 /* Channel Status Register */ | ||
110 | #define ATMEL_US_RHR 0x18 /* Receiver Holding Register */ | ||
111 | #define ATMEL_US_THR 0x1c /* Transmitter Holding Register */ | ||
112 | #define ATMEL_US_SYNH (1 << 15) /* Transmit/Receive Sync [AT91SAM9261 only] */ | ||
113 | |||
114 | #define ATMEL_US_BRGR 0x20 /* Baud Rate Generator Register */ | ||
115 | #define ATMEL_US_CD (0xffff << 0) /* Clock Divider */ | ||
116 | |||
117 | #define ATMEL_US_RTOR 0x24 /* Receiver Time-out Register */ | ||
118 | #define ATMEL_US_TO (0xffff << 0) /* Time-out Value */ | ||
119 | |||
120 | #define ATMEL_US_TTGR 0x28 /* Transmitter Timeguard Register */ | ||
121 | #define ATMEL_US_TG (0xff << 0) /* Timeguard Value */ | ||
122 | |||
123 | #define ATMEL_US_FIDI 0x40 /* FI DI Ratio Register */ | ||
124 | #define ATMEL_US_NER 0x44 /* Number of Errors Register */ | ||
125 | #define ATMEL_US_IF 0x4c /* IrDA Filter Register */ | ||
126 | |||
127 | #endif | ||