aboutsummaryrefslogtreecommitdiffstats
path: root/drivers/rtc/rtc-pl030.c
diff options
context:
space:
mode:
Diffstat (limited to 'drivers/rtc/rtc-pl030.c')
0 files changed, 0 insertions, 0 deletions
generated by cgit v1.2.2 (git 2.25.0) at 2025-10-10 01:02:09 -0400
ADC Volume Control (SSM2602_REG_RIGHT_ADC_VOL)*/ #define RINVOL_RIN_VOL 0x01F /* Right Channel PGA Volume control */ #define RINVOL_RIN_ENABLE_MUTE 0x080 /* Right Channel Input Mute */ #define RINVOL_RLIN_BOTH 0x100 /* Right Channel Line Input Volume update */ /*Left DAC Volume Control (SSM2602_REG_LEFT_DAC_VOL)*/ #define LOUT1V_LHP_VOL 0x07F /* Left Channel Headphone volume control */ #define LOUT1V_ENABLE_LZC 0x080 /* Left Channel Zero cross detect enable */ #define LOUT1V_LRHP_BOTH 0x100 /* Left Channel Headphone volume update */ /*Right DAC Volume Control (SSM2602_REG_RIGHT_DAC_VOL)*/ #define ROUT1V_RHP_VOL 0x07F /* Right Channel Headphone volume control */ #define ROUT1V_ENABLE_RZC 0x080 /* Right Channel Zero cross detect enable */ #define ROUT1V_RLHP_BOTH 0x100 /* Right Channel Headphone volume update */ /*Analogue Audio Path Control (SSM2602_REG_ANALOGUE_PATH)*/ #define APANA_ENABLE_MIC_BOOST 0x001 /* Primary Microphone Amplifier gain booster control */ #define APANA_ENABLE_MIC_MUTE 0x002 /* Microphone Mute Control */ #define APANA_ADC_IN_SELECT 0x004 /* Microphone/Line IN select to ADC (1=MIC, 0=Line In) */ #define APANA_ENABLE_BYPASS 0x008 /* Line input bypass to line output */ #define APANA_SELECT_DAC 0x010 /* Select DAC (1=Select DAC, 0=Don't Select DAC) */ #define APANA_ENABLE_SIDETONE 0x020 /* Enable/Disable Side Tone */ #define APANA_SIDETONE_ATTN 0x0C0 /* Side Tone Attenuation */ #define APANA_ENABLE_MIC_BOOST2 0x100 /* Secondary Microphone Amplifier gain booster control */ /*Digital Audio Path Control (SSM2602_REG_DIGITAL_PATH)*/ #define APDIGI_ENABLE_ADC_HPF 0x001 /* Enable/Disable ADC Highpass Filter */ #define APDIGI_DE_EMPHASIS 0x006 /* De-Emphasis Control */ #define APDIGI_ENABLE_DAC_MUTE 0x008 /* DAC Mute Control */ #define APDIGI_STORE_OFFSET 0x010 /* Store/Clear DC offset when HPF is disabled */ /*Power Down Control (SSM2602_REG_POWER) *(1=Enable PowerDown, 0=Disable PowerDown)