aboutsummaryrefslogtreecommitdiffstats
path: root/drivers/net/wireless/rt2x00/rt2800.h
diff options
context:
space:
mode:
Diffstat (limited to 'drivers/net/wireless/rt2x00/rt2800.h')
-rw-r--r--drivers/net/wireless/rt2x00/rt2800.h42
1 files changed, 21 insertions, 21 deletions
diff --git a/drivers/net/wireless/rt2x00/rt2800.h b/drivers/net/wireless/rt2x00/rt2800.h
index e3eb95292a7f..aab6b5e4f5dd 100644
--- a/drivers/net/wireless/rt2x00/rt2800.h
+++ b/drivers/net/wireless/rt2x00/rt2800.h
@@ -124,7 +124,7 @@
124/* 124/*
125 * MAC_CSR0_3290: MAC_CSR0 for RT3290 to identity MAC version number. 125 * MAC_CSR0_3290: MAC_CSR0 for RT3290 to identity MAC version number.
126 */ 126 */
127#define MAC_CSR0_3290 0x0000 127#define MAC_CSR0_3290 0x0000
128 128
129/* 129/*
130 * E2PROM_CSR: PCI EEPROM control register. 130 * E2PROM_CSR: PCI EEPROM control register.
@@ -213,17 +213,17 @@
213/* 213/*
214 * COEX_CFG_0 214 * COEX_CFG_0
215 */ 215 */
216#define COEX_CFG0 0x0040 216#define COEX_CFG0 0x0040
217#define COEX_CFG_ANT FIELD32(0xff000000) 217#define COEX_CFG_ANT FIELD32(0xff000000)
218/* 218/*
219 * COEX_CFG_1 219 * COEX_CFG_1
220 */ 220 */
221#define COEX_CFG1 0x0044 221#define COEX_CFG1 0x0044
222 222
223/* 223/*
224 * COEX_CFG_2 224 * COEX_CFG_2
225 */ 225 */
226#define COEX_CFG2 0x0048 226#define COEX_CFG2 0x0048
227#define BT_COEX_CFG1 FIELD32(0xff000000) 227#define BT_COEX_CFG1 FIELD32(0xff000000)
228#define BT_COEX_CFG0 FIELD32(0x00ff0000) 228#define BT_COEX_CFG0 FIELD32(0x00ff0000)
229#define WL_COEX_CFG1 FIELD32(0x0000ff00) 229#define WL_COEX_CFG1 FIELD32(0x0000ff00)
@@ -237,8 +237,8 @@
237#define PLL_RESERVED_INPUT2 FIELD32(0x0000ff00) 237#define PLL_RESERVED_INPUT2 FIELD32(0x0000ff00)
238#define PLL_CONTROL FIELD32(0x00070000) 238#define PLL_CONTROL FIELD32(0x00070000)
239#define PLL_LPF_R1 FIELD32(0x00080000) 239#define PLL_LPF_R1 FIELD32(0x00080000)
240#define PLL_LPF_C1_CTRL FIELD32(0x00300000) 240#define PLL_LPF_C1_CTRL FIELD32(0x00300000)
241#define PLL_LPF_C2_CTRL FIELD32(0x00c00000) 241#define PLL_LPF_C2_CTRL FIELD32(0x00c00000)
242#define PLL_CP_CURRENT_CTRL FIELD32(0x03000000) 242#define PLL_CP_CURRENT_CTRL FIELD32(0x03000000)
243#define PLL_PFD_DELAY_CTRL FIELD32(0x0c000000) 243#define PLL_PFD_DELAY_CTRL FIELD32(0x0c000000)
244#define PLL_LOCK_CTRL FIELD32(0x70000000) 244#define PLL_LOCK_CTRL FIELD32(0x70000000)
@@ -2166,7 +2166,7 @@ struct mac_iveiv_entry {
2166 */ 2166 */
2167#define RFCSR6_R1 FIELD8(0x03) 2167#define RFCSR6_R1 FIELD8(0x03)
2168#define RFCSR6_R2 FIELD8(0x40) 2168#define RFCSR6_R2 FIELD8(0x40)
2169#define RFCSR6_TXDIV FIELD8(0x0c) 2169#define RFCSR6_TXDIV FIELD8(0x0c)
2170/* bits for RF3053 */ 2170/* bits for RF3053 */
2171#define RFCSR6_VCO_IC FIELD8(0xc0) 2171#define RFCSR6_VCO_IC FIELD8(0xc0)
2172 2172
@@ -2204,13 +2204,13 @@ struct mac_iveiv_entry {
2204 * RFCSR 12: 2204 * RFCSR 12:
2205 */ 2205 */
2206#define RFCSR12_TX_POWER FIELD8(0x1f) 2206#define RFCSR12_TX_POWER FIELD8(0x1f)
2207#define RFCSR12_DR0 FIELD8(0xe0) 2207#define RFCSR12_DR0 FIELD8(0xe0)
2208 2208
2209/* 2209/*
2210 * RFCSR 13: 2210 * RFCSR 13:
2211 */ 2211 */
2212#define RFCSR13_TX_POWER FIELD8(0x1f) 2212#define RFCSR13_TX_POWER FIELD8(0x1f)
2213#define RFCSR13_DR0 FIELD8(0xe0) 2213#define RFCSR13_DR0 FIELD8(0xe0)
2214 2214
2215/* 2215/*
2216 * RFCSR 15: 2216 * RFCSR 15:
@@ -2228,7 +2228,7 @@ struct mac_iveiv_entry {
2228#define RFCSR17_TXMIXER_GAIN FIELD8(0x07) 2228#define RFCSR17_TXMIXER_GAIN FIELD8(0x07)
2229#define RFCSR17_TX_LO1_EN FIELD8(0x08) 2229#define RFCSR17_TX_LO1_EN FIELD8(0x08)
2230#define RFCSR17_R FIELD8(0x20) 2230#define RFCSR17_R FIELD8(0x20)
2231#define RFCSR17_CODE FIELD8(0x7f) 2231#define RFCSR17_CODE FIELD8(0x7f)
2232 2232
2233/* RFCSR 18 */ 2233/* RFCSR 18 */
2234#define RFCSR18_XO_TUNE_BYPASS FIELD8(0x40) 2234#define RFCSR18_XO_TUNE_BYPASS FIELD8(0x40)
@@ -2451,7 +2451,7 @@ enum rt2800_eeprom_word {
2451 */ 2451 */
2452#define EEPROM_NIC_CONF0_RXPATH FIELD16(0x000f) 2452#define EEPROM_NIC_CONF0_RXPATH FIELD16(0x000f)
2453#define EEPROM_NIC_CONF0_TXPATH FIELD16(0x00f0) 2453#define EEPROM_NIC_CONF0_TXPATH FIELD16(0x00f0)
2454#define EEPROM_NIC_CONF0_RF_TYPE FIELD16(0x0f00) 2454#define EEPROM_NIC_CONF0_RF_TYPE FIELD16(0x0f00)
2455 2455
2456/* 2456/*
2457 * EEPROM NIC Configuration 1 2457 * EEPROM NIC Configuration 1
@@ -2473,18 +2473,18 @@ enum rt2800_eeprom_word {
2473 * DAC_TEST: 0: disable, 1: enable 2473 * DAC_TEST: 0: disable, 1: enable
2474 */ 2474 */
2475#define EEPROM_NIC_CONF1_HW_RADIO FIELD16(0x0001) 2475#define EEPROM_NIC_CONF1_HW_RADIO FIELD16(0x0001)
2476#define EEPROM_NIC_CONF1_EXTERNAL_TX_ALC FIELD16(0x0002) 2476#define EEPROM_NIC_CONF1_EXTERNAL_TX_ALC FIELD16(0x0002)
2477#define EEPROM_NIC_CONF1_EXTERNAL_LNA_2G FIELD16(0x0004) 2477#define EEPROM_NIC_CONF1_EXTERNAL_LNA_2G FIELD16(0x0004)
2478#define EEPROM_NIC_CONF1_EXTERNAL_LNA_5G FIELD16(0x0008) 2478#define EEPROM_NIC_CONF1_EXTERNAL_LNA_5G FIELD16(0x0008)
2479#define EEPROM_NIC_CONF1_CARDBUS_ACCEL FIELD16(0x0010) 2479#define EEPROM_NIC_CONF1_CARDBUS_ACCEL FIELD16(0x0010)
2480#define EEPROM_NIC_CONF1_BW40M_SB_2G FIELD16(0x0020) 2480#define EEPROM_NIC_CONF1_BW40M_SB_2G FIELD16(0x0020)
2481#define EEPROM_NIC_CONF1_BW40M_SB_5G FIELD16(0x0040) 2481#define EEPROM_NIC_CONF1_BW40M_SB_5G FIELD16(0x0040)
2482#define EEPROM_NIC_CONF1_WPS_PBC FIELD16(0x0080) 2482#define EEPROM_NIC_CONF1_WPS_PBC FIELD16(0x0080)
2483#define EEPROM_NIC_CONF1_BW40M_2G FIELD16(0x0100) 2483#define EEPROM_NIC_CONF1_BW40M_2G FIELD16(0x0100)
2484#define EEPROM_NIC_CONF1_BW40M_5G FIELD16(0x0200) 2484#define EEPROM_NIC_CONF1_BW40M_5G FIELD16(0x0200)
2485#define EEPROM_NIC_CONF1_BROADBAND_EXT_LNA FIELD16(0x400) 2485#define EEPROM_NIC_CONF1_BROADBAND_EXT_LNA FIELD16(0x400)
2486#define EEPROM_NIC_CONF1_ANT_DIVERSITY FIELD16(0x1800) 2486#define EEPROM_NIC_CONF1_ANT_DIVERSITY FIELD16(0x1800)
2487#define EEPROM_NIC_CONF1_INTERNAL_TX_ALC FIELD16(0x2000) 2487#define EEPROM_NIC_CONF1_INTERNAL_TX_ALC FIELD16(0x2000)
2488#define EEPROM_NIC_CONF1_BT_COEXIST FIELD16(0x4000) 2488#define EEPROM_NIC_CONF1_BT_COEXIST FIELD16(0x4000)
2489#define EEPROM_NIC_CONF1_DAC_TEST FIELD16(0x8000) 2489#define EEPROM_NIC_CONF1_DAC_TEST FIELD16(0x8000)
2490 2490
@@ -2523,9 +2523,9 @@ enum rt2800_eeprom_word {
2523 * TX_STREAM: 0: Reserved, 1: 1 Stream, 2: 2 Stream 2523 * TX_STREAM: 0: Reserved, 1: 1 Stream, 2: 2 Stream
2524 * CRYSTAL: 00: Reserved, 01: One crystal, 10: Two crystal, 11: Reserved 2524 * CRYSTAL: 00: Reserved, 01: One crystal, 10: Two crystal, 11: Reserved
2525 */ 2525 */
2526#define EEPROM_NIC_CONF2_RX_STREAM FIELD16(0x000f) 2526#define EEPROM_NIC_CONF2_RX_STREAM FIELD16(0x000f)
2527#define EEPROM_NIC_CONF2_TX_STREAM FIELD16(0x00f0) 2527#define EEPROM_NIC_CONF2_TX_STREAM FIELD16(0x00f0)
2528#define EEPROM_NIC_CONF2_CRYSTAL FIELD16(0x0600) 2528#define EEPROM_NIC_CONF2_CRYSTAL FIELD16(0x0600)
2529 2529
2530/* 2530/*
2531 * EEPROM LNA 2531 * EEPROM LNA
@@ -2792,7 +2792,7 @@ enum rt2800_eeprom_word {
2792#define MCU_CURRENT 0x36 2792#define MCU_CURRENT 0x36
2793#define MCU_LED 0x50 2793#define MCU_LED 0x50
2794#define MCU_LED_STRENGTH 0x51 2794#define MCU_LED_STRENGTH 0x51
2795#define MCU_LED_AG_CONF 0x52 2795#define MCU_LED_AG_CONF 0x52
2796#define MCU_LED_ACT_CONF 0x53 2796#define MCU_LED_ACT_CONF 0x53
2797#define MCU_LED_LED_POLARITY 0x54 2797#define MCU_LED_LED_POLARITY 0x54
2798#define MCU_RADAR 0x60 2798#define MCU_RADAR 0x60
@@ -2801,7 +2801,7 @@ enum rt2800_eeprom_word {
2801#define MCU_FREQ_OFFSET 0x74 2801#define MCU_FREQ_OFFSET 0x74
2802#define MCU_BBP_SIGNAL 0x80 2802#define MCU_BBP_SIGNAL 0x80
2803#define MCU_POWER_SAVE 0x83 2803#define MCU_POWER_SAVE 0x83
2804#define MCU_BAND_SELECT 0x91 2804#define MCU_BAND_SELECT 0x91
2805 2805
2806/* 2806/*
2807 * MCU mailbox tokens 2807 * MCU mailbox tokens