aboutsummaryrefslogtreecommitdiffstats
path: root/drivers/net/wireless/iwlegacy/iwl-3945.c
diff options
context:
space:
mode:
Diffstat (limited to 'drivers/net/wireless/iwlegacy/iwl-3945.c')
-rw-r--r--drivers/net/wireless/iwlegacy/iwl-3945.c2744
1 files changed, 2744 insertions, 0 deletions
diff --git a/drivers/net/wireless/iwlegacy/iwl-3945.c b/drivers/net/wireless/iwlegacy/iwl-3945.c
new file mode 100644
index 000000000000..8359594839e2
--- /dev/null
+++ b/drivers/net/wireless/iwlegacy/iwl-3945.c
@@ -0,0 +1,2744 @@
1/******************************************************************************
2 *
3 * Copyright(c) 2003 - 2011 Intel Corporation. All rights reserved.
4 *
5 * This program is free software; you can redistribute it and/or modify it
6 * under the terms of version 2 of the GNU General Public License as
7 * published by the Free Software Foundation.
8 *
9 * This program is distributed in the hope that it will be useful, but WITHOUT
10 * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
11 * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
12 * more details.
13 *
14 * You should have received a copy of the GNU General Public License along with
15 * this program; if not, write to the Free Software Foundation, Inc.,
16 * 51 Franklin Street, Fifth Floor, Boston, MA 02110, USA
17 *
18 * The full GNU General Public License is included in this distribution in the
19 * file called LICENSE.
20 *
21 * Contact Information:
22 * Intel Linux Wireless <ilw@linux.intel.com>
23 * Intel Corporation, 5200 N.E. Elam Young Parkway, Hillsboro, OR 97124-6497
24 *
25 *****************************************************************************/
26
27#include <linux/kernel.h>
28#include <linux/module.h>
29#include <linux/init.h>
30#include <linux/slab.h>
31#include <linux/pci.h>
32#include <linux/dma-mapping.h>
33#include <linux/delay.h>
34#include <linux/sched.h>
35#include <linux/skbuff.h>
36#include <linux/netdevice.h>
37#include <linux/wireless.h>
38#include <linux/firmware.h>
39#include <linux/etherdevice.h>
40#include <asm/unaligned.h>
41#include <net/mac80211.h>
42
43#include "iwl-fh.h"
44#include "iwl-3945-fh.h"
45#include "iwl-commands.h"
46#include "iwl-sta.h"
47#include "iwl-3945.h"
48#include "iwl-eeprom.h"
49#include "iwl-core.h"
50#include "iwl-helpers.h"
51#include "iwl-led.h"
52#include "iwl-3945-led.h"
53#include "iwl-3945-debugfs.h"
54
55#define IWL_DECLARE_RATE_INFO(r, ip, in, rp, rn, pp, np) \
56 [IWL_RATE_##r##M_INDEX] = { IWL_RATE_##r##M_PLCP, \
57 IWL_RATE_##r##M_IEEE, \
58 IWL_RATE_##ip##M_INDEX, \
59 IWL_RATE_##in##M_INDEX, \
60 IWL_RATE_##rp##M_INDEX, \
61 IWL_RATE_##rn##M_INDEX, \
62 IWL_RATE_##pp##M_INDEX, \
63 IWL_RATE_##np##M_INDEX, \
64 IWL_RATE_##r##M_INDEX_TABLE, \
65 IWL_RATE_##ip##M_INDEX_TABLE }
66
67/*
68 * Parameter order:
69 * rate, prev rate, next rate, prev tgg rate, next tgg rate
70 *
71 * If there isn't a valid next or previous rate then INV is used which
72 * maps to IWL_RATE_INVALID
73 *
74 */
75const struct iwl3945_rate_info iwl3945_rates[IWL_RATE_COUNT_3945] = {
76 IWL_DECLARE_RATE_INFO(1, INV, 2, INV, 2, INV, 2), /* 1mbps */
77 IWL_DECLARE_RATE_INFO(2, 1, 5, 1, 5, 1, 5), /* 2mbps */
78 IWL_DECLARE_RATE_INFO(5, 2, 6, 2, 11, 2, 11), /*5.5mbps */
79 IWL_DECLARE_RATE_INFO(11, 9, 12, 5, 12, 5, 18), /* 11mbps */
80 IWL_DECLARE_RATE_INFO(6, 5, 9, 5, 11, 5, 11), /* 6mbps */
81 IWL_DECLARE_RATE_INFO(9, 6, 11, 5, 11, 5, 11), /* 9mbps */
82 IWL_DECLARE_RATE_INFO(12, 11, 18, 11, 18, 11, 18), /* 12mbps */
83 IWL_DECLARE_RATE_INFO(18, 12, 24, 12, 24, 11, 24), /* 18mbps */
84 IWL_DECLARE_RATE_INFO(24, 18, 36, 18, 36, 18, 36), /* 24mbps */
85 IWL_DECLARE_RATE_INFO(36, 24, 48, 24, 48, 24, 48), /* 36mbps */
86 IWL_DECLARE_RATE_INFO(48, 36, 54, 36, 54, 36, 54), /* 48mbps */
87 IWL_DECLARE_RATE_INFO(54, 48, INV, 48, INV, 48, INV),/* 54mbps */
88};
89
90static inline u8 iwl3945_get_prev_ieee_rate(u8 rate_index)
91{
92 u8 rate = iwl3945_rates[rate_index].prev_ieee;
93
94 if (rate == IWL_RATE_INVALID)
95 rate = rate_index;
96 return rate;
97}
98
99/* 1 = enable the iwl3945_disable_events() function */
100#define IWL_EVT_DISABLE (0)
101#define IWL_EVT_DISABLE_SIZE (1532/32)
102
103/**
104 * iwl3945_disable_events - Disable selected events in uCode event log
105 *
106 * Disable an event by writing "1"s into "disable"
107 * bitmap in SRAM. Bit position corresponds to Event # (id/type).
108 * Default values of 0 enable uCode events to be logged.
109 * Use for only special debugging. This function is just a placeholder as-is,
110 * you'll need to provide the special bits! ...
111 * ... and set IWL_EVT_DISABLE to 1. */
112void iwl3945_disable_events(struct iwl_priv *priv)
113{
114 int i;
115 u32 base; /* SRAM address of event log header */
116 u32 disable_ptr; /* SRAM address of event-disable bitmap array */
117 u32 array_size; /* # of u32 entries in array */
118 static const u32 evt_disable[IWL_EVT_DISABLE_SIZE] = {
119 0x00000000, /* 31 - 0 Event id numbers */
120 0x00000000, /* 63 - 32 */
121 0x00000000, /* 95 - 64 */
122 0x00000000, /* 127 - 96 */
123 0x00000000, /* 159 - 128 */
124 0x00000000, /* 191 - 160 */
125 0x00000000, /* 223 - 192 */
126 0x00000000, /* 255 - 224 */
127 0x00000000, /* 287 - 256 */
128 0x00000000, /* 319 - 288 */
129 0x00000000, /* 351 - 320 */
130 0x00000000, /* 383 - 352 */
131 0x00000000, /* 415 - 384 */
132 0x00000000, /* 447 - 416 */
133 0x00000000, /* 479 - 448 */
134 0x00000000, /* 511 - 480 */
135 0x00000000, /* 543 - 512 */
136 0x00000000, /* 575 - 544 */
137 0x00000000, /* 607 - 576 */
138 0x00000000, /* 639 - 608 */
139 0x00000000, /* 671 - 640 */
140 0x00000000, /* 703 - 672 */
141 0x00000000, /* 735 - 704 */
142 0x00000000, /* 767 - 736 */
143 0x00000000, /* 799 - 768 */
144 0x00000000, /* 831 - 800 */
145 0x00000000, /* 863 - 832 */
146 0x00000000, /* 895 - 864 */
147 0x00000000, /* 927 - 896 */
148 0x00000000, /* 959 - 928 */
149 0x00000000, /* 991 - 960 */
150 0x00000000, /* 1023 - 992 */
151 0x00000000, /* 1055 - 1024 */
152 0x00000000, /* 1087 - 1056 */
153 0x00000000, /* 1119 - 1088 */
154 0x00000000, /* 1151 - 1120 */
155 0x00000000, /* 1183 - 1152 */
156 0x00000000, /* 1215 - 1184 */
157 0x00000000, /* 1247 - 1216 */
158 0x00000000, /* 1279 - 1248 */
159 0x00000000, /* 1311 - 1280 */
160 0x00000000, /* 1343 - 1312 */
161 0x00000000, /* 1375 - 1344 */
162 0x00000000, /* 1407 - 1376 */
163 0x00000000, /* 1439 - 1408 */
164 0x00000000, /* 1471 - 1440 */
165 0x00000000, /* 1503 - 1472 */
166 };
167
168 base = le32_to_cpu(priv->card_alive.log_event_table_ptr);
169 if (!iwl3945_hw_valid_rtc_data_addr(base)) {
170 IWL_ERR(priv, "Invalid event log pointer 0x%08X\n", base);
171 return;
172 }
173
174 disable_ptr = iwl_legacy_read_targ_mem(priv, base + (4 * sizeof(u32)));
175 array_size = iwl_legacy_read_targ_mem(priv, base + (5 * sizeof(u32)));
176
177 if (IWL_EVT_DISABLE && (array_size == IWL_EVT_DISABLE_SIZE)) {
178 IWL_DEBUG_INFO(priv, "Disabling selected uCode log events at 0x%x\n",
179 disable_ptr);
180 for (i = 0; i < IWL_EVT_DISABLE_SIZE; i++)
181 iwl_legacy_write_targ_mem(priv,
182 disable_ptr + (i * sizeof(u32)),
183 evt_disable[i]);
184
185 } else {
186 IWL_DEBUG_INFO(priv, "Selected uCode log events may be disabled\n");
187 IWL_DEBUG_INFO(priv, " by writing \"1\"s into disable bitmap\n");
188 IWL_DEBUG_INFO(priv, " in SRAM at 0x%x, size %d u32s\n",
189 disable_ptr, array_size);
190 }
191
192}
193
194static int iwl3945_hwrate_to_plcp_idx(u8 plcp)
195{
196 int idx;
197
198 for (idx = 0; idx < IWL_RATE_COUNT_3945; idx++)
199 if (iwl3945_rates[idx].plcp == plcp)
200 return idx;
201 return -1;
202}
203
204#ifdef CONFIG_IWLWIFI_LEGACY_DEBUG
205#define TX_STATUS_ENTRY(x) case TX_3945_STATUS_FAIL_ ## x: return #x
206
207static const char *iwl3945_get_tx_fail_reason(u32 status)
208{
209 switch (status & TX_STATUS_MSK) {
210 case TX_3945_STATUS_SUCCESS:
211 return "SUCCESS";
212 TX_STATUS_ENTRY(SHORT_LIMIT);
213 TX_STATUS_ENTRY(LONG_LIMIT);
214 TX_STATUS_ENTRY(FIFO_UNDERRUN);
215 TX_STATUS_ENTRY(MGMNT_ABORT);
216 TX_STATUS_ENTRY(NEXT_FRAG);
217 TX_STATUS_ENTRY(LIFE_EXPIRE);
218 TX_STATUS_ENTRY(DEST_PS);
219 TX_STATUS_ENTRY(ABORTED);
220 TX_STATUS_ENTRY(BT_RETRY);
221 TX_STATUS_ENTRY(STA_INVALID);
222 TX_STATUS_ENTRY(FRAG_DROPPED);
223 TX_STATUS_ENTRY(TID_DISABLE);
224 TX_STATUS_ENTRY(FRAME_FLUSHED);
225 TX_STATUS_ENTRY(INSUFFICIENT_CF_POLL);
226 TX_STATUS_ENTRY(TX_LOCKED);
227 TX_STATUS_ENTRY(NO_BEACON_ON_RADAR);
228 }
229
230 return "UNKNOWN";
231}
232#else
233static inline const char *iwl3945_get_tx_fail_reason(u32 status)
234{
235 return "";
236}
237#endif
238
239/*
240 * get ieee prev rate from rate scale table.
241 * for A and B mode we need to overright prev
242 * value
243 */
244int iwl3945_rs_next_rate(struct iwl_priv *priv, int rate)
245{
246 int next_rate = iwl3945_get_prev_ieee_rate(rate);
247
248 switch (priv->band) {
249 case IEEE80211_BAND_5GHZ:
250 if (rate == IWL_RATE_12M_INDEX)
251 next_rate = IWL_RATE_9M_INDEX;
252 else if (rate == IWL_RATE_6M_INDEX)
253 next_rate = IWL_RATE_6M_INDEX;
254 break;
255 case IEEE80211_BAND_2GHZ:
256 if (!(priv->_3945.sta_supp_rates & IWL_OFDM_RATES_MASK) &&
257 iwl_legacy_is_associated(priv, IWL_RXON_CTX_BSS)) {
258 if (rate == IWL_RATE_11M_INDEX)
259 next_rate = IWL_RATE_5M_INDEX;
260 }
261 break;
262
263 default:
264 break;
265 }
266
267 return next_rate;
268}
269
270
271/**
272 * iwl3945_tx_queue_reclaim - Reclaim Tx queue entries already Tx'd
273 *
274 * When FW advances 'R' index, all entries between old and new 'R' index
275 * need to be reclaimed. As result, some free space forms. If there is
276 * enough free space (> low mark), wake the stack that feeds us.
277 */
278static void iwl3945_tx_queue_reclaim(struct iwl_priv *priv,
279 int txq_id, int index)
280{
281 struct iwl_tx_queue *txq = &priv->txq[txq_id];
282 struct iwl_queue *q = &txq->q;
283 struct iwl_tx_info *tx_info;
284
285 BUG_ON(txq_id == IWL39_CMD_QUEUE_NUM);
286
287 for (index = iwl_legacy_queue_inc_wrap(index, q->n_bd);
288 q->read_ptr != index;
289 q->read_ptr = iwl_legacy_queue_inc_wrap(q->read_ptr, q->n_bd)) {
290
291 tx_info = &txq->txb[txq->q.read_ptr];
292 ieee80211_tx_status_irqsafe(priv->hw, tx_info->skb);
293 tx_info->skb = NULL;
294 priv->cfg->ops->lib->txq_free_tfd(priv, txq);
295 }
296
297 if (iwl_legacy_queue_space(q) > q->low_mark && (txq_id >= 0) &&
298 (txq_id != IWL39_CMD_QUEUE_NUM) &&
299 priv->mac80211_registered)
300 iwl_legacy_wake_queue(priv, txq);
301}
302
303/**
304 * iwl3945_rx_reply_tx - Handle Tx response
305 */
306static void iwl3945_rx_reply_tx(struct iwl_priv *priv,
307 struct iwl_rx_mem_buffer *rxb)
308{
309 struct iwl_rx_packet *pkt = rxb_addr(rxb);
310 u16 sequence = le16_to_cpu(pkt->hdr.sequence);
311 int txq_id = SEQ_TO_QUEUE(sequence);
312 int index = SEQ_TO_INDEX(sequence);
313 struct iwl_tx_queue *txq = &priv->txq[txq_id];
314 struct ieee80211_tx_info *info;
315 struct iwl3945_tx_resp *tx_resp = (void *)&pkt->u.raw[0];
316 u32 status = le32_to_cpu(tx_resp->status);
317 int rate_idx;
318 int fail;
319
320 if ((index >= txq->q.n_bd) || (iwl_legacy_queue_used(&txq->q, index) == 0)) {
321 IWL_ERR(priv, "Read index for DMA queue txq_id (%d) index %d "
322 "is out of range [0-%d] %d %d\n", txq_id,
323 index, txq->q.n_bd, txq->q.write_ptr,
324 txq->q.read_ptr);
325 return;
326 }
327
328 txq->time_stamp = jiffies;
329 info = IEEE80211_SKB_CB(txq->txb[txq->q.read_ptr].skb);
330 ieee80211_tx_info_clear_status(info);
331
332 /* Fill the MRR chain with some info about on-chip retransmissions */
333 rate_idx = iwl3945_hwrate_to_plcp_idx(tx_resp->rate);
334 if (info->band == IEEE80211_BAND_5GHZ)
335 rate_idx -= IWL_FIRST_OFDM_RATE;
336
337 fail = tx_resp->failure_frame;
338
339 info->status.rates[0].idx = rate_idx;
340 info->status.rates[0].count = fail + 1; /* add final attempt */
341
342 /* tx_status->rts_retry_count = tx_resp->failure_rts; */
343 info->flags |= ((status & TX_STATUS_MSK) == TX_STATUS_SUCCESS) ?
344 IEEE80211_TX_STAT_ACK : 0;
345
346 IWL_DEBUG_TX(priv, "Tx queue %d Status %s (0x%08x) plcp rate %d retries %d\n",
347 txq_id, iwl3945_get_tx_fail_reason(status), status,
348 tx_resp->rate, tx_resp->failure_frame);
349
350 IWL_DEBUG_TX_REPLY(priv, "Tx queue reclaim %d\n", index);
351 iwl3945_tx_queue_reclaim(priv, txq_id, index);
352
353 if (status & TX_ABORT_REQUIRED_MSK)
354 IWL_ERR(priv, "TODO: Implement Tx ABORT REQUIRED!!!\n");
355}
356
357
358
359/*****************************************************************************
360 *
361 * Intel PRO/Wireless 3945ABG/BG Network Connection
362 *
363 * RX handler implementations
364 *
365 *****************************************************************************/
366#ifdef CONFIG_IWLWIFI_LEGACY_DEBUGFS
367static void iwl3945_accumulative_statistics(struct iwl_priv *priv,
368 __le32 *stats)
369{
370 int i;
371 __le32 *prev_stats;
372 u32 *accum_stats;
373 u32 *delta, *max_delta;
374
375 prev_stats = (__le32 *)&priv->_3945.statistics;
376 accum_stats = (u32 *)&priv->_3945.accum_statistics;
377 delta = (u32 *)&priv->_3945.delta_statistics;
378 max_delta = (u32 *)&priv->_3945.max_delta;
379
380 for (i = sizeof(__le32); i < sizeof(struct iwl3945_notif_statistics);
381 i += sizeof(__le32), stats++, prev_stats++, delta++,
382 max_delta++, accum_stats++) {
383 if (le32_to_cpu(*stats) > le32_to_cpu(*prev_stats)) {
384 *delta = (le32_to_cpu(*stats) -
385 le32_to_cpu(*prev_stats));
386 *accum_stats += *delta;
387 if (*delta > *max_delta)
388 *max_delta = *delta;
389 }
390 }
391
392 /* reset accumulative statistics for "no-counter" type statistics */
393 priv->_3945.accum_statistics.general.temperature =
394 priv->_3945.statistics.general.temperature;
395 priv->_3945.accum_statistics.general.ttl_timestamp =
396 priv->_3945.statistics.general.ttl_timestamp;
397}
398#endif
399
400void iwl3945_hw_rx_statistics(struct iwl_priv *priv,
401 struct iwl_rx_mem_buffer *rxb)
402{
403 struct iwl_rx_packet *pkt = rxb_addr(rxb);
404
405 IWL_DEBUG_RX(priv, "Statistics notification received (%d vs %d).\n",
406 (int)sizeof(struct iwl3945_notif_statistics),
407 le32_to_cpu(pkt->len_n_flags) & FH_RSCSR_FRAME_SIZE_MSK);
408#ifdef CONFIG_IWLWIFI_LEGACY_DEBUGFS
409 iwl3945_accumulative_statistics(priv, (__le32 *)&pkt->u.raw);
410#endif
411 iwl_legacy_recover_from_statistics(priv, pkt);
412
413 memcpy(&priv->_3945.statistics, pkt->u.raw, sizeof(priv->_3945.statistics));
414}
415
416void iwl3945_reply_statistics(struct iwl_priv *priv,
417 struct iwl_rx_mem_buffer *rxb)
418{
419 struct iwl_rx_packet *pkt = rxb_addr(rxb);
420 __le32 *flag = (__le32 *)&pkt->u.raw;
421
422 if (le32_to_cpu(*flag) & UCODE_STATISTICS_CLEAR_MSK) {
423#ifdef CONFIG_IWLWIFI_LEGACY_DEBUGFS
424 memset(&priv->_3945.accum_statistics, 0,
425 sizeof(struct iwl3945_notif_statistics));
426 memset(&priv->_3945.delta_statistics, 0,
427 sizeof(struct iwl3945_notif_statistics));
428 memset(&priv->_3945.max_delta, 0,
429 sizeof(struct iwl3945_notif_statistics));
430#endif
431 IWL_DEBUG_RX(priv, "Statistics have been cleared\n");
432 }
433 iwl3945_hw_rx_statistics(priv, rxb);
434}
435
436
437/******************************************************************************
438 *
439 * Misc. internal state and helper functions
440 *
441 ******************************************************************************/
442
443/* This is necessary only for a number of statistics, see the caller. */
444static int iwl3945_is_network_packet(struct iwl_priv *priv,
445 struct ieee80211_hdr *header)
446{
447 /* Filter incoming packets to determine if they are targeted toward
448 * this network, discarding packets coming from ourselves */
449 switch (priv->iw_mode) {
450 case NL80211_IFTYPE_ADHOC: /* Header: Dest. | Source | BSSID */
451 /* packets to our IBSS update information */
452 return !compare_ether_addr(header->addr3, priv->bssid);
453 case NL80211_IFTYPE_STATION: /* Header: Dest. | AP{BSSID} | Source */
454 /* packets to our IBSS update information */
455 return !compare_ether_addr(header->addr2, priv->bssid);
456 default:
457 return 1;
458 }
459}
460
461static void iwl3945_pass_packet_to_mac80211(struct iwl_priv *priv,
462 struct iwl_rx_mem_buffer *rxb,
463 struct ieee80211_rx_status *stats)
464{
465 struct iwl_rx_packet *pkt = rxb_addr(rxb);
466 struct ieee80211_hdr *hdr = (struct ieee80211_hdr *)IWL_RX_DATA(pkt);
467 struct iwl3945_rx_frame_hdr *rx_hdr = IWL_RX_HDR(pkt);
468 struct iwl3945_rx_frame_end *rx_end = IWL_RX_END(pkt);
469 u16 len = le16_to_cpu(rx_hdr->len);
470 struct sk_buff *skb;
471 __le16 fc = hdr->frame_control;
472
473 /* We received data from the HW, so stop the watchdog */
474 if (unlikely(len + IWL39_RX_FRAME_SIZE >
475 PAGE_SIZE << priv->hw_params.rx_page_order)) {
476 IWL_DEBUG_DROP(priv, "Corruption detected!\n");
477 return;
478 }
479
480 /* We only process data packets if the interface is open */
481 if (unlikely(!priv->is_open)) {
482 IWL_DEBUG_DROP_LIMIT(priv,
483 "Dropping packet while interface is not open.\n");
484 return;
485 }
486
487 skb = dev_alloc_skb(128);
488 if (!skb) {
489 IWL_ERR(priv, "dev_alloc_skb failed\n");
490 return;
491 }
492
493 if (!iwl3945_mod_params.sw_crypto)
494 iwl_legacy_set_decrypted_flag(priv,
495 (struct ieee80211_hdr *)rxb_addr(rxb),
496 le32_to_cpu(rx_end->status), stats);
497
498 skb_add_rx_frag(skb, 0, rxb->page,
499 (void *)rx_hdr->payload - (void *)pkt, len);
500
501 iwl_legacy_update_stats(priv, false, fc, len);
502 memcpy(IEEE80211_SKB_RXCB(skb), stats, sizeof(*stats));
503
504 ieee80211_rx(priv->hw, skb);
505 priv->alloc_rxb_page--;
506 rxb->page = NULL;
507}
508
509#define IWL_DELAY_NEXT_SCAN_AFTER_ASSOC (HZ*6)
510
511static void iwl3945_rx_reply_rx(struct iwl_priv *priv,
512 struct iwl_rx_mem_buffer *rxb)
513{
514 struct ieee80211_hdr *header;
515 struct ieee80211_rx_status rx_status;
516 struct iwl_rx_packet *pkt = rxb_addr(rxb);
517 struct iwl3945_rx_frame_stats *rx_stats = IWL_RX_STATS(pkt);
518 struct iwl3945_rx_frame_hdr *rx_hdr = IWL_RX_HDR(pkt);
519 struct iwl3945_rx_frame_end *rx_end = IWL_RX_END(pkt);
520 u16 rx_stats_sig_avg __maybe_unused = le16_to_cpu(rx_stats->sig_avg);
521 u16 rx_stats_noise_diff __maybe_unused = le16_to_cpu(rx_stats->noise_diff);
522 u8 network_packet;
523
524 rx_status.flag = 0;
525 rx_status.mactime = le64_to_cpu(rx_end->timestamp);
526 rx_status.band = (rx_hdr->phy_flags & RX_RES_PHY_FLAGS_BAND_24_MSK) ?
527 IEEE80211_BAND_2GHZ : IEEE80211_BAND_5GHZ;
528 rx_status.freq =
529 ieee80211_channel_to_frequency(le16_to_cpu(rx_hdr->channel),
530 rx_status.band);
531
532 rx_status.rate_idx = iwl3945_hwrate_to_plcp_idx(rx_hdr->rate);
533 if (rx_status.band == IEEE80211_BAND_5GHZ)
534 rx_status.rate_idx -= IWL_FIRST_OFDM_RATE;
535
536 rx_status.antenna = (le16_to_cpu(rx_hdr->phy_flags) &
537 RX_RES_PHY_FLAGS_ANTENNA_MSK) >> 4;
538
539 /* set the preamble flag if appropriate */
540 if (rx_hdr->phy_flags & RX_RES_PHY_FLAGS_SHORT_PREAMBLE_MSK)
541 rx_status.flag |= RX_FLAG_SHORTPRE;
542
543 if ((unlikely(rx_stats->phy_count > 20))) {
544 IWL_DEBUG_DROP(priv, "dsp size out of range [0,20]: %d/n",
545 rx_stats->phy_count);
546 return;
547 }
548
549 if (!(rx_end->status & RX_RES_STATUS_NO_CRC32_ERROR)
550 || !(rx_end->status & RX_RES_STATUS_NO_RXE_OVERFLOW)) {
551 IWL_DEBUG_RX(priv, "Bad CRC or FIFO: 0x%08X.\n", rx_end->status);
552 return;
553 }
554
555
556
557 /* Convert 3945's rssi indicator to dBm */
558 rx_status.signal = rx_stats->rssi - IWL39_RSSI_OFFSET;
559
560 IWL_DEBUG_STATS(priv, "Rssi %d sig_avg %d noise_diff %d\n",
561 rx_status.signal, rx_stats_sig_avg,
562 rx_stats_noise_diff);
563
564 header = (struct ieee80211_hdr *)IWL_RX_DATA(pkt);
565
566 network_packet = iwl3945_is_network_packet(priv, header);
567
568 IWL_DEBUG_STATS_LIMIT(priv, "[%c] %d RSSI:%d Signal:%u, Rate:%u\n",
569 network_packet ? '*' : ' ',
570 le16_to_cpu(rx_hdr->channel),
571 rx_status.signal, rx_status.signal,
572 rx_status.rate_idx);
573
574 iwl_legacy_dbg_log_rx_data_frame(priv, le16_to_cpu(rx_hdr->len),
575 header);
576
577 if (network_packet) {
578 priv->_3945.last_beacon_time =
579 le32_to_cpu(rx_end->beacon_timestamp);
580 priv->_3945.last_tsf = le64_to_cpu(rx_end->timestamp);
581 priv->_3945.last_rx_rssi = rx_status.signal;
582 }
583
584 iwl3945_pass_packet_to_mac80211(priv, rxb, &rx_status);
585}
586
587int iwl3945_hw_txq_attach_buf_to_tfd(struct iwl_priv *priv,
588 struct iwl_tx_queue *txq,
589 dma_addr_t addr, u16 len, u8 reset, u8 pad)
590{
591 int count;
592 struct iwl_queue *q;
593 struct iwl3945_tfd *tfd, *tfd_tmp;
594
595 q = &txq->q;
596 tfd_tmp = (struct iwl3945_tfd *)txq->tfds;
597 tfd = &tfd_tmp[q->write_ptr];
598
599 if (reset)
600 memset(tfd, 0, sizeof(*tfd));
601
602 count = TFD_CTL_COUNT_GET(le32_to_cpu(tfd->control_flags));
603
604 if ((count >= NUM_TFD_CHUNKS) || (count < 0)) {
605 IWL_ERR(priv, "Error can not send more than %d chunks\n",
606 NUM_TFD_CHUNKS);
607 return -EINVAL;
608 }
609
610 tfd->tbs[count].addr = cpu_to_le32(addr);
611 tfd->tbs[count].len = cpu_to_le32(len);
612
613 count++;
614
615 tfd->control_flags = cpu_to_le32(TFD_CTL_COUNT_SET(count) |
616 TFD_CTL_PAD_SET(pad));
617
618 return 0;
619}
620
621/**
622 * iwl3945_hw_txq_free_tfd - Free one TFD, those at index [txq->q.read_ptr]
623 *
624 * Does NOT advance any indexes
625 */
626void iwl3945_hw_txq_free_tfd(struct iwl_priv *priv, struct iwl_tx_queue *txq)
627{
628 struct iwl3945_tfd *tfd_tmp = (struct iwl3945_tfd *)txq->tfds;
629 int index = txq->q.read_ptr;
630 struct iwl3945_tfd *tfd = &tfd_tmp[index];
631 struct pci_dev *dev = priv->pci_dev;
632 int i;
633 int counter;
634
635 /* sanity check */
636 counter = TFD_CTL_COUNT_GET(le32_to_cpu(tfd->control_flags));
637 if (counter > NUM_TFD_CHUNKS) {
638 IWL_ERR(priv, "Too many chunks: %i\n", counter);
639 /* @todo issue fatal error, it is quite serious situation */
640 return;
641 }
642
643 /* Unmap tx_cmd */
644 if (counter)
645 pci_unmap_single(dev,
646 dma_unmap_addr(&txq->meta[index], mapping),
647 dma_unmap_len(&txq->meta[index], len),
648 PCI_DMA_TODEVICE);
649
650 /* unmap chunks if any */
651
652 for (i = 1; i < counter; i++)
653 pci_unmap_single(dev, le32_to_cpu(tfd->tbs[i].addr),
654 le32_to_cpu(tfd->tbs[i].len), PCI_DMA_TODEVICE);
655
656 /* free SKB */
657 if (txq->txb) {
658 struct sk_buff *skb;
659
660 skb = txq->txb[txq->q.read_ptr].skb;
661
662 /* can be called from irqs-disabled context */
663 if (skb) {
664 dev_kfree_skb_any(skb);
665 txq->txb[txq->q.read_ptr].skb = NULL;
666 }
667 }
668}
669
670/**
671 * iwl3945_hw_build_tx_cmd_rate - Add rate portion to TX_CMD:
672 *
673*/
674void iwl3945_hw_build_tx_cmd_rate(struct iwl_priv *priv,
675 struct iwl_device_cmd *cmd,
676 struct ieee80211_tx_info *info,
677 struct ieee80211_hdr *hdr,
678 int sta_id, int tx_id)
679{
680 u16 hw_value = ieee80211_get_tx_rate(priv->hw, info)->hw_value;
681 u16 rate_index = min(hw_value & 0xffff, IWL_RATE_COUNT_3945);
682 u16 rate_mask;
683 int rate;
684 u8 rts_retry_limit;
685 u8 data_retry_limit;
686 __le32 tx_flags;
687 __le16 fc = hdr->frame_control;
688 struct iwl3945_tx_cmd *tx_cmd = (struct iwl3945_tx_cmd *)cmd->cmd.payload;
689
690 rate = iwl3945_rates[rate_index].plcp;
691 tx_flags = tx_cmd->tx_flags;
692
693 /* We need to figure out how to get the sta->supp_rates while
694 * in this running context */
695 rate_mask = IWL_RATES_MASK_3945;
696
697 /* Set retry limit on DATA packets and Probe Responses*/
698 if (ieee80211_is_probe_resp(fc))
699 data_retry_limit = 3;
700 else
701 data_retry_limit = IWL_DEFAULT_TX_RETRY;
702 tx_cmd->data_retry_limit = data_retry_limit;
703
704 if (tx_id >= IWL39_CMD_QUEUE_NUM)
705 rts_retry_limit = 3;
706 else
707 rts_retry_limit = 7;
708
709 if (data_retry_limit < rts_retry_limit)
710 rts_retry_limit = data_retry_limit;
711 tx_cmd->rts_retry_limit = rts_retry_limit;
712
713 tx_cmd->rate = rate;
714 tx_cmd->tx_flags = tx_flags;
715
716 /* OFDM */
717 tx_cmd->supp_rates[0] =
718 ((rate_mask & IWL_OFDM_RATES_MASK) >> IWL_FIRST_OFDM_RATE) & 0xFF;
719
720 /* CCK */
721 tx_cmd->supp_rates[1] = (rate_mask & 0xF);
722
723 IWL_DEBUG_RATE(priv, "Tx sta id: %d, rate: %d (plcp), flags: 0x%4X "
724 "cck/ofdm mask: 0x%x/0x%x\n", sta_id,
725 tx_cmd->rate, le32_to_cpu(tx_cmd->tx_flags),
726 tx_cmd->supp_rates[1], tx_cmd->supp_rates[0]);
727}
728
729static u8 iwl3945_sync_sta(struct iwl_priv *priv, int sta_id, u16 tx_rate)
730{
731 unsigned long flags_spin;
732 struct iwl_station_entry *station;
733
734 if (sta_id == IWL_INVALID_STATION)
735 return IWL_INVALID_STATION;
736
737 spin_lock_irqsave(&priv->sta_lock, flags_spin);
738 station = &priv->stations[sta_id];
739
740 station->sta.sta.modify_mask = STA_MODIFY_TX_RATE_MSK;
741 station->sta.rate_n_flags = cpu_to_le16(tx_rate);
742 station->sta.mode = STA_CONTROL_MODIFY_MSK;
743 iwl_legacy_send_add_sta(priv, &station->sta, CMD_ASYNC);
744 spin_unlock_irqrestore(&priv->sta_lock, flags_spin);
745
746 IWL_DEBUG_RATE(priv, "SCALE sync station %d to rate %d\n",
747 sta_id, tx_rate);
748 return sta_id;
749}
750
751static void iwl3945_set_pwr_vmain(struct iwl_priv *priv)
752{
753/*
754 * (for documentation purposes)
755 * to set power to V_AUX, do
756
757 if (pci_pme_capable(priv->pci_dev, PCI_D3cold)) {
758 iwl_legacy_set_bits_mask_prph(priv, APMG_PS_CTRL_REG,
759 APMG_PS_CTRL_VAL_PWR_SRC_VAUX,
760 ~APMG_PS_CTRL_MSK_PWR_SRC);
761
762 iwl_poll_bit(priv, CSR_GPIO_IN,
763 CSR_GPIO_IN_VAL_VAUX_PWR_SRC,
764 CSR_GPIO_IN_BIT_AUX_POWER, 5000);
765 }
766 */
767
768 iwl_legacy_set_bits_mask_prph(priv, APMG_PS_CTRL_REG,
769 APMG_PS_CTRL_VAL_PWR_SRC_VMAIN,
770 ~APMG_PS_CTRL_MSK_PWR_SRC);
771
772 iwl_poll_bit(priv, CSR_GPIO_IN, CSR_GPIO_IN_VAL_VMAIN_PWR_SRC,
773 CSR_GPIO_IN_BIT_AUX_POWER, 5000); /* uS */
774}
775
776static int iwl3945_rx_init(struct iwl_priv *priv, struct iwl_rx_queue *rxq)
777{
778 iwl_legacy_write_direct32(priv, FH39_RCSR_RBD_BASE(0), rxq->bd_dma);
779 iwl_legacy_write_direct32(priv, FH39_RCSR_RPTR_ADDR(0),
780 rxq->rb_stts_dma);
781 iwl_legacy_write_direct32(priv, FH39_RCSR_WPTR(0), 0);
782 iwl_legacy_write_direct32(priv, FH39_RCSR_CONFIG(0),
783 FH39_RCSR_RX_CONFIG_REG_VAL_DMA_CHNL_EN_ENABLE |
784 FH39_RCSR_RX_CONFIG_REG_VAL_RDRBD_EN_ENABLE |
785 FH39_RCSR_RX_CONFIG_REG_BIT_WR_STTS_EN |
786 FH39_RCSR_RX_CONFIG_REG_VAL_MAX_FRAG_SIZE_128 |
787 (RX_QUEUE_SIZE_LOG << FH39_RCSR_RX_CONFIG_REG_POS_RBDC_SIZE) |
788 FH39_RCSR_RX_CONFIG_REG_VAL_IRQ_DEST_INT_HOST |
789 (1 << FH39_RCSR_RX_CONFIG_REG_POS_IRQ_RBTH) |
790 FH39_RCSR_RX_CONFIG_REG_VAL_MSG_MODE_FH);
791
792 /* fake read to flush all prev I/O */
793 iwl_legacy_read_direct32(priv, FH39_RSSR_CTRL);
794
795 return 0;
796}
797
798static int iwl3945_tx_reset(struct iwl_priv *priv)
799{
800
801 /* bypass mode */
802 iwl_legacy_write_prph(priv, ALM_SCD_MODE_REG, 0x2);
803
804 /* RA 0 is active */
805 iwl_legacy_write_prph(priv, ALM_SCD_ARASTAT_REG, 0x01);
806
807 /* all 6 fifo are active */
808 iwl_legacy_write_prph(priv, ALM_SCD_TXFACT_REG, 0x3f);
809
810 iwl_legacy_write_prph(priv, ALM_SCD_SBYP_MODE_1_REG, 0x010000);
811 iwl_legacy_write_prph(priv, ALM_SCD_SBYP_MODE_2_REG, 0x030002);
812 iwl_legacy_write_prph(priv, ALM_SCD_TXF4MF_REG, 0x000004);
813 iwl_legacy_write_prph(priv, ALM_SCD_TXF5MF_REG, 0x000005);
814
815 iwl_legacy_write_direct32(priv, FH39_TSSR_CBB_BASE,
816 priv->_3945.shared_phys);
817
818 iwl_legacy_write_direct32(priv, FH39_TSSR_MSG_CONFIG,
819 FH39_TSSR_TX_MSG_CONFIG_REG_VAL_SNOOP_RD_TXPD_ON |
820 FH39_TSSR_TX_MSG_CONFIG_REG_VAL_ORDER_RD_TXPD_ON |
821 FH39_TSSR_TX_MSG_CONFIG_REG_VAL_MAX_FRAG_SIZE_128B |
822 FH39_TSSR_TX_MSG_CONFIG_REG_VAL_SNOOP_RD_TFD_ON |
823 FH39_TSSR_TX_MSG_CONFIG_REG_VAL_ORDER_RD_CBB_ON |
824 FH39_TSSR_TX_MSG_CONFIG_REG_VAL_ORDER_RSP_WAIT_TH |
825 FH39_TSSR_TX_MSG_CONFIG_REG_VAL_RSP_WAIT_TH);
826
827
828 return 0;
829}
830
831/**
832 * iwl3945_txq_ctx_reset - Reset TX queue context
833 *
834 * Destroys all DMA structures and initialize them again
835 */
836static int iwl3945_txq_ctx_reset(struct iwl_priv *priv)
837{
838 int rc;
839 int txq_id, slots_num;
840
841 iwl3945_hw_txq_ctx_free(priv);
842
843 /* allocate tx queue structure */
844 rc = iwl_legacy_alloc_txq_mem(priv);
845 if (rc)
846 return rc;
847
848 /* Tx CMD queue */
849 rc = iwl3945_tx_reset(priv);
850 if (rc)
851 goto error;
852
853 /* Tx queue(s) */
854 for (txq_id = 0; txq_id < priv->hw_params.max_txq_num; txq_id++) {
855 slots_num = (txq_id == IWL39_CMD_QUEUE_NUM) ?
856 TFD_CMD_SLOTS : TFD_TX_CMD_SLOTS;
857 rc = iwl_legacy_tx_queue_init(priv, &priv->txq[txq_id],
858 slots_num, txq_id);
859 if (rc) {
860 IWL_ERR(priv, "Tx %d queue init failed\n", txq_id);
861 goto error;
862 }
863 }
864
865 return rc;
866
867 error:
868 iwl3945_hw_txq_ctx_free(priv);
869 return rc;
870}
871
872
873/*
874 * Start up 3945's basic functionality after it has been reset
875 * (e.g. after platform boot, or shutdown via iwl_legacy_apm_stop())
876 * NOTE: This does not load uCode nor start the embedded processor
877 */
878static int iwl3945_apm_init(struct iwl_priv *priv)
879{
880 int ret = iwl_legacy_apm_init(priv);
881
882 /* Clear APMG (NIC's internal power management) interrupts */
883 iwl_legacy_write_prph(priv, APMG_RTC_INT_MSK_REG, 0x0);
884 iwl_legacy_write_prph(priv, APMG_RTC_INT_STT_REG, 0xFFFFFFFF);
885
886 /* Reset radio chip */
887 iwl_legacy_set_bits_prph(priv, APMG_PS_CTRL_REG,
888 APMG_PS_CTRL_VAL_RESET_REQ);
889 udelay(5);
890 iwl_legacy_clear_bits_prph(priv, APMG_PS_CTRL_REG,
891 APMG_PS_CTRL_VAL_RESET_REQ);
892
893 return ret;
894}
895
896static void iwl3945_nic_config(struct iwl_priv *priv)
897{
898 struct iwl3945_eeprom *eeprom = (struct iwl3945_eeprom *)priv->eeprom;
899 unsigned long flags;
900 u8 rev_id = 0;
901
902 spin_lock_irqsave(&priv->lock, flags);
903
904 /* Determine HW type */
905 pci_read_config_byte(priv->pci_dev, PCI_REVISION_ID, &rev_id);
906
907 IWL_DEBUG_INFO(priv, "HW Revision ID = 0x%X\n", rev_id);
908
909 if (rev_id & PCI_CFG_REV_ID_BIT_RTP)
910 IWL_DEBUG_INFO(priv, "RTP type\n");
911 else if (rev_id & PCI_CFG_REV_ID_BIT_BASIC_SKU) {
912 IWL_DEBUG_INFO(priv, "3945 RADIO-MB type\n");
913 iwl_legacy_set_bit(priv, CSR_HW_IF_CONFIG_REG,
914 CSR39_HW_IF_CONFIG_REG_BIT_3945_MB);
915 } else {
916 IWL_DEBUG_INFO(priv, "3945 RADIO-MM type\n");
917 iwl_legacy_set_bit(priv, CSR_HW_IF_CONFIG_REG,
918 CSR39_HW_IF_CONFIG_REG_BIT_3945_MM);
919 }
920
921 if (EEPROM_SKU_CAP_OP_MODE_MRC == eeprom->sku_cap) {
922 IWL_DEBUG_INFO(priv, "SKU OP mode is mrc\n");
923 iwl_legacy_set_bit(priv, CSR_HW_IF_CONFIG_REG,
924 CSR39_HW_IF_CONFIG_REG_BIT_SKU_MRC);
925 } else
926 IWL_DEBUG_INFO(priv, "SKU OP mode is basic\n");
927
928 if ((eeprom->board_revision & 0xF0) == 0xD0) {
929 IWL_DEBUG_INFO(priv, "3945ABG revision is 0x%X\n",
930 eeprom->board_revision);
931 iwl_legacy_set_bit(priv, CSR_HW_IF_CONFIG_REG,
932 CSR39_HW_IF_CONFIG_REG_BIT_BOARD_TYPE);
933 } else {
934 IWL_DEBUG_INFO(priv, "3945ABG revision is 0x%X\n",
935 eeprom->board_revision);
936 iwl_legacy_clear_bit(priv, CSR_HW_IF_CONFIG_REG,
937 CSR39_HW_IF_CONFIG_REG_BIT_BOARD_TYPE);
938 }
939
940 if (eeprom->almgor_m_version <= 1) {
941 iwl_legacy_set_bit(priv, CSR_HW_IF_CONFIG_REG,
942 CSR39_HW_IF_CONFIG_REG_BITS_SILICON_TYPE_A);
943 IWL_DEBUG_INFO(priv, "Card M type A version is 0x%X\n",
944 eeprom->almgor_m_version);
945 } else {
946 IWL_DEBUG_INFO(priv, "Card M type B version is 0x%X\n",
947 eeprom->almgor_m_version);
948 iwl_legacy_set_bit(priv, CSR_HW_IF_CONFIG_REG,
949 CSR39_HW_IF_CONFIG_REG_BITS_SILICON_TYPE_B);
950 }
951 spin_unlock_irqrestore(&priv->lock, flags);
952
953 if (eeprom->sku_cap & EEPROM_SKU_CAP_SW_RF_KILL_ENABLE)
954 IWL_DEBUG_RF_KILL(priv, "SW RF KILL supported in EEPROM.\n");
955
956 if (eeprom->sku_cap & EEPROM_SKU_CAP_HW_RF_KILL_ENABLE)
957 IWL_DEBUG_RF_KILL(priv, "HW RF KILL supported in EEPROM.\n");
958}
959
960int iwl3945_hw_nic_init(struct iwl_priv *priv)
961{
962 int rc;
963 unsigned long flags;
964 struct iwl_rx_queue *rxq = &priv->rxq;
965
966 spin_lock_irqsave(&priv->lock, flags);
967 priv->cfg->ops->lib->apm_ops.init(priv);
968 spin_unlock_irqrestore(&priv->lock, flags);
969
970 iwl3945_set_pwr_vmain(priv);
971
972 priv->cfg->ops->lib->apm_ops.config(priv);
973
974 /* Allocate the RX queue, or reset if it is already allocated */
975 if (!rxq->bd) {
976 rc = iwl_legacy_rx_queue_alloc(priv);
977 if (rc) {
978 IWL_ERR(priv, "Unable to initialize Rx queue\n");
979 return -ENOMEM;
980 }
981 } else
982 iwl3945_rx_queue_reset(priv, rxq);
983
984 iwl3945_rx_replenish(priv);
985
986 iwl3945_rx_init(priv, rxq);
987
988
989 /* Look at using this instead:
990 rxq->need_update = 1;
991 iwl_legacy_rx_queue_update_write_ptr(priv, rxq);
992 */
993
994 iwl_legacy_write_direct32(priv, FH39_RCSR_WPTR(0), rxq->write & ~7);
995
996 rc = iwl3945_txq_ctx_reset(priv);
997 if (rc)
998 return rc;
999
1000 set_bit(STATUS_INIT, &priv->status);
1001
1002 return 0;
1003}
1004
1005/**
1006 * iwl3945_hw_txq_ctx_free - Free TXQ Context
1007 *
1008 * Destroy all TX DMA queues and structures
1009 */
1010void iwl3945_hw_txq_ctx_free(struct iwl_priv *priv)
1011{
1012 int txq_id;
1013
1014 /* Tx queues */
1015 if (priv->txq)
1016 for (txq_id = 0; txq_id < priv->hw_params.max_txq_num;
1017 txq_id++)
1018 if (txq_id == IWL39_CMD_QUEUE_NUM)
1019 iwl_legacy_cmd_queue_free(priv);
1020 else
1021 iwl_legacy_tx_queue_free(priv, txq_id);
1022
1023 /* free tx queue structure */
1024 iwl_legacy_txq_mem(priv);
1025}
1026
1027void iwl3945_hw_txq_ctx_stop(struct iwl_priv *priv)
1028{
1029 int txq_id;
1030
1031 /* stop SCD */
1032 iwl_legacy_write_prph(priv, ALM_SCD_MODE_REG, 0);
1033 iwl_legacy_write_prph(priv, ALM_SCD_TXFACT_REG, 0);
1034
1035 /* reset TFD queues */
1036 for (txq_id = 0; txq_id < priv->hw_params.max_txq_num; txq_id++) {
1037 iwl_legacy_write_direct32(priv, FH39_TCSR_CONFIG(txq_id), 0x0);
1038 iwl_poll_direct_bit(priv, FH39_TSSR_TX_STATUS,
1039 FH39_TSSR_TX_STATUS_REG_MSK_CHNL_IDLE(txq_id),
1040 1000);
1041 }
1042
1043 iwl3945_hw_txq_ctx_free(priv);
1044}
1045
1046/**
1047 * iwl3945_hw_reg_adjust_power_by_temp
1048 * return index delta into power gain settings table
1049*/
1050static int iwl3945_hw_reg_adjust_power_by_temp(int new_reading, int old_reading)
1051{
1052 return (new_reading - old_reading) * (-11) / 100;
1053}
1054
1055/**
1056 * iwl3945_hw_reg_temp_out_of_range - Keep temperature in sane range
1057 */
1058static inline int iwl3945_hw_reg_temp_out_of_range(int temperature)
1059{
1060 return ((temperature < -260) || (temperature > 25)) ? 1 : 0;
1061}
1062
1063int iwl3945_hw_get_temperature(struct iwl_priv *priv)
1064{
1065 return iwl_read32(priv, CSR_UCODE_DRV_GP2);
1066}
1067
1068/**
1069 * iwl3945_hw_reg_txpower_get_temperature
1070 * get the current temperature by reading from NIC
1071*/
1072static int iwl3945_hw_reg_txpower_get_temperature(struct iwl_priv *priv)
1073{
1074 struct iwl3945_eeprom *eeprom = (struct iwl3945_eeprom *)priv->eeprom;
1075 int temperature;
1076
1077 temperature = iwl3945_hw_get_temperature(priv);
1078
1079 /* driver's okay range is -260 to +25.
1080 * human readable okay range is 0 to +285 */
1081 IWL_DEBUG_INFO(priv, "Temperature: %d\n", temperature + IWL_TEMP_CONVERT);
1082
1083 /* handle insane temp reading */
1084 if (iwl3945_hw_reg_temp_out_of_range(temperature)) {
1085 IWL_ERR(priv, "Error bad temperature value %d\n", temperature);
1086
1087 /* if really really hot(?),
1088 * substitute the 3rd band/group's temp measured at factory */
1089 if (priv->last_temperature > 100)
1090 temperature = eeprom->groups[2].temperature;
1091 else /* else use most recent "sane" value from driver */
1092 temperature = priv->last_temperature;
1093 }
1094
1095 return temperature; /* raw, not "human readable" */
1096}
1097
1098/* Adjust Txpower only if temperature variance is greater than threshold.
1099 *
1100 * Both are lower than older versions' 9 degrees */
1101#define IWL_TEMPERATURE_LIMIT_TIMER 6
1102
1103/**
1104 * iwl3945_is_temp_calib_needed - determines if new calibration is needed
1105 *
1106 * records new temperature in tx_mgr->temperature.
1107 * replaces tx_mgr->last_temperature *only* if calib needed
1108 * (assumes caller will actually do the calibration!). */
1109static int iwl3945_is_temp_calib_needed(struct iwl_priv *priv)
1110{
1111 int temp_diff;
1112
1113 priv->temperature = iwl3945_hw_reg_txpower_get_temperature(priv);
1114 temp_diff = priv->temperature - priv->last_temperature;
1115
1116 /* get absolute value */
1117 if (temp_diff < 0) {
1118 IWL_DEBUG_POWER(priv, "Getting cooler, delta %d,\n", temp_diff);
1119 temp_diff = -temp_diff;
1120 } else if (temp_diff == 0)
1121 IWL_DEBUG_POWER(priv, "Same temp,\n");
1122 else
1123 IWL_DEBUG_POWER(priv, "Getting warmer, delta %d,\n", temp_diff);
1124
1125 /* if we don't need calibration, *don't* update last_temperature */
1126 if (temp_diff < IWL_TEMPERATURE_LIMIT_TIMER) {
1127 IWL_DEBUG_POWER(priv, "Timed thermal calib not needed\n");
1128 return 0;
1129 }
1130
1131 IWL_DEBUG_POWER(priv, "Timed thermal calib needed\n");
1132
1133 /* assume that caller will actually do calib ...
1134 * update the "last temperature" value */
1135 priv->last_temperature = priv->temperature;
1136 return 1;
1137}
1138
1139#define IWL_MAX_GAIN_ENTRIES 78
1140#define IWL_CCK_FROM_OFDM_POWER_DIFF -5
1141#define IWL_CCK_FROM_OFDM_INDEX_DIFF (10)
1142
1143/* radio and DSP power table, each step is 1/2 dB.
1144 * 1st number is for RF analog gain, 2nd number is for DSP pre-DAC gain. */
1145static struct iwl3945_tx_power power_gain_table[2][IWL_MAX_GAIN_ENTRIES] = {
1146 {
1147 {251, 127}, /* 2.4 GHz, highest power */
1148 {251, 127},
1149 {251, 127},
1150 {251, 127},
1151 {251, 125},
1152 {251, 110},
1153 {251, 105},
1154 {251, 98},
1155 {187, 125},
1156 {187, 115},
1157 {187, 108},
1158 {187, 99},
1159 {243, 119},
1160 {243, 111},
1161 {243, 105},
1162 {243, 97},
1163 {243, 92},
1164 {211, 106},
1165 {211, 100},
1166 {179, 120},
1167 {179, 113},
1168 {179, 107},
1169 {147, 125},
1170 {147, 119},
1171 {147, 112},
1172 {147, 106},
1173 {147, 101},
1174 {147, 97},
1175 {147, 91},
1176 {115, 107},
1177 {235, 121},
1178 {235, 115},
1179 {235, 109},
1180 {203, 127},
1181 {203, 121},
1182 {203, 115},
1183 {203, 108},
1184 {203, 102},
1185 {203, 96},
1186 {203, 92},
1187 {171, 110},
1188 {171, 104},
1189 {171, 98},
1190 {139, 116},
1191 {227, 125},
1192 {227, 119},
1193 {227, 113},
1194 {227, 107},
1195 {227, 101},
1196 {227, 96},
1197 {195, 113},
1198 {195, 106},
1199 {195, 102},
1200 {195, 95},
1201 {163, 113},
1202 {163, 106},
1203 {163, 102},
1204 {163, 95},
1205 {131, 113},
1206 {131, 106},
1207 {131, 102},
1208 {131, 95},
1209 {99, 113},
1210 {99, 106},
1211 {99, 102},
1212 {99, 95},
1213 {67, 113},
1214 {67, 106},
1215 {67, 102},
1216 {67, 95},
1217 {35, 113},
1218 {35, 106},
1219 {35, 102},
1220 {35, 95},
1221 {3, 113},
1222 {3, 106},
1223 {3, 102},
1224 {3, 95} }, /* 2.4 GHz, lowest power */
1225 {
1226 {251, 127}, /* 5.x GHz, highest power */
1227 {251, 120},
1228 {251, 114},
1229 {219, 119},
1230 {219, 101},
1231 {187, 113},
1232 {187, 102},
1233 {155, 114},
1234 {155, 103},
1235 {123, 117},
1236 {123, 107},
1237 {123, 99},
1238 {123, 92},
1239 {91, 108},
1240 {59, 125},
1241 {59, 118},
1242 {59, 109},
1243 {59, 102},
1244 {59, 96},
1245 {59, 90},
1246 {27, 104},
1247 {27, 98},
1248 {27, 92},
1249 {115, 118},
1250 {115, 111},
1251 {115, 104},
1252 {83, 126},
1253 {83, 121},
1254 {83, 113},
1255 {83, 105},
1256 {83, 99},
1257 {51, 118},
1258 {51, 111},
1259 {51, 104},
1260 {51, 98},
1261 {19, 116},
1262 {19, 109},
1263 {19, 102},
1264 {19, 98},
1265 {19, 93},
1266 {171, 113},
1267 {171, 107},
1268 {171, 99},
1269 {139, 120},
1270 {139, 113},
1271 {139, 107},
1272 {139, 99},
1273 {107, 120},
1274 {107, 113},
1275 {107, 107},
1276 {107, 99},
1277 {75, 120},
1278 {75, 113},
1279 {75, 107},
1280 {75, 99},
1281 {43, 120},
1282 {43, 113},
1283 {43, 107},
1284 {43, 99},
1285 {11, 120},
1286 {11, 113},
1287 {11, 107},
1288 {11, 99},
1289 {131, 107},
1290 {131, 99},
1291 {99, 120},
1292 {99, 113},
1293 {99, 107},
1294 {99, 99},
1295 {67, 120},
1296 {67, 113},
1297 {67, 107},
1298 {67, 99},
1299 {35, 120},
1300 {35, 113},
1301 {35, 107},
1302 {35, 99},
1303 {3, 120} } /* 5.x GHz, lowest power */
1304};
1305
1306static inline u8 iwl3945_hw_reg_fix_power_index(int index)
1307{
1308 if (index < 0)
1309 return 0;
1310 if (index >= IWL_MAX_GAIN_ENTRIES)
1311 return IWL_MAX_GAIN_ENTRIES - 1;
1312 return (u8) index;
1313}
1314
1315/* Kick off thermal recalibration check every 60 seconds */
1316#define REG_RECALIB_PERIOD (60)
1317
1318/**
1319 * iwl3945_hw_reg_set_scan_power - Set Tx power for scan probe requests
1320 *
1321 * Set (in our channel info database) the direct scan Tx power for 1 Mbit (CCK)
1322 * or 6 Mbit (OFDM) rates.
1323 */
1324static void iwl3945_hw_reg_set_scan_power(struct iwl_priv *priv, u32 scan_tbl_index,
1325 s32 rate_index, const s8 *clip_pwrs,
1326 struct iwl_channel_info *ch_info,
1327 int band_index)
1328{
1329 struct iwl3945_scan_power_info *scan_power_info;
1330 s8 power;
1331 u8 power_index;
1332
1333 scan_power_info = &ch_info->scan_pwr_info[scan_tbl_index];
1334
1335 /* use this channel group's 6Mbit clipping/saturation pwr,
1336 * but cap at regulatory scan power restriction (set during init
1337 * based on eeprom channel data) for this channel. */
1338 power = min(ch_info->scan_power, clip_pwrs[IWL_RATE_6M_INDEX_TABLE]);
1339
1340 power = min(power, priv->tx_power_user_lmt);
1341 scan_power_info->requested_power = power;
1342
1343 /* find difference between new scan *power* and current "normal"
1344 * Tx *power* for 6Mb. Use this difference (x2) to adjust the
1345 * current "normal" temperature-compensated Tx power *index* for
1346 * this rate (1Mb or 6Mb) to yield new temp-compensated scan power
1347 * *index*. */
1348 power_index = ch_info->power_info[rate_index].power_table_index
1349 - (power - ch_info->power_info
1350 [IWL_RATE_6M_INDEX_TABLE].requested_power) * 2;
1351
1352 /* store reference index that we use when adjusting *all* scan
1353 * powers. So we can accommodate user (all channel) or spectrum
1354 * management (single channel) power changes "between" temperature
1355 * feedback compensation procedures.
1356 * don't force fit this reference index into gain table; it may be a
1357 * negative number. This will help avoid errors when we're at
1358 * the lower bounds (highest gains, for warmest temperatures)
1359 * of the table. */
1360
1361 /* don't exceed table bounds for "real" setting */
1362 power_index = iwl3945_hw_reg_fix_power_index(power_index);
1363
1364 scan_power_info->power_table_index = power_index;
1365 scan_power_info->tpc.tx_gain =
1366 power_gain_table[band_index][power_index].tx_gain;
1367 scan_power_info->tpc.dsp_atten =
1368 power_gain_table[band_index][power_index].dsp_atten;
1369}
1370
1371/**
1372 * iwl3945_send_tx_power - fill in Tx Power command with gain settings
1373 *
1374 * Configures power settings for all rates for the current channel,
1375 * using values from channel info struct, and send to NIC
1376 */
1377static int iwl3945_send_tx_power(struct iwl_priv *priv)
1378{
1379 int rate_idx, i;
1380 const struct iwl_channel_info *ch_info = NULL;
1381 struct iwl3945_txpowertable_cmd txpower = {
1382 .channel = priv->contexts[IWL_RXON_CTX_BSS].active.channel,
1383 };
1384 u16 chan;
1385
1386 if (WARN_ONCE(test_bit(STATUS_SCAN_HW, &priv->status),
1387 "TX Power requested while scanning!\n"))
1388 return -EAGAIN;
1389
1390 chan = le16_to_cpu(priv->contexts[IWL_RXON_CTX_BSS].active.channel);
1391
1392 txpower.band = (priv->band == IEEE80211_BAND_5GHZ) ? 0 : 1;
1393 ch_info = iwl_legacy_get_channel_info(priv, priv->band, chan);
1394 if (!ch_info) {
1395 IWL_ERR(priv,
1396 "Failed to get channel info for channel %d [%d]\n",
1397 chan, priv->band);
1398 return -EINVAL;
1399 }
1400
1401 if (!iwl_legacy_is_channel_valid(ch_info)) {
1402 IWL_DEBUG_POWER(priv, "Not calling TX_PWR_TABLE_CMD on "
1403 "non-Tx channel.\n");
1404 return 0;
1405 }
1406
1407 /* fill cmd with power settings for all rates for current channel */
1408 /* Fill OFDM rate */
1409 for (rate_idx = IWL_FIRST_OFDM_RATE, i = 0;
1410 rate_idx <= IWL39_LAST_OFDM_RATE; rate_idx++, i++) {
1411
1412 txpower.power[i].tpc = ch_info->power_info[i].tpc;
1413 txpower.power[i].rate = iwl3945_rates[rate_idx].plcp;
1414
1415 IWL_DEBUG_POWER(priv, "ch %d:%d rf %d dsp %3d rate code 0x%02x\n",
1416 le16_to_cpu(txpower.channel),
1417 txpower.band,
1418 txpower.power[i].tpc.tx_gain,
1419 txpower.power[i].tpc.dsp_atten,
1420 txpower.power[i].rate);
1421 }
1422 /* Fill CCK rates */
1423 for (rate_idx = IWL_FIRST_CCK_RATE;
1424 rate_idx <= IWL_LAST_CCK_RATE; rate_idx++, i++) {
1425 txpower.power[i].tpc = ch_info->power_info[i].tpc;
1426 txpower.power[i].rate = iwl3945_rates[rate_idx].plcp;
1427
1428 IWL_DEBUG_POWER(priv, "ch %d:%d rf %d dsp %3d rate code 0x%02x\n",
1429 le16_to_cpu(txpower.channel),
1430 txpower.band,
1431 txpower.power[i].tpc.tx_gain,
1432 txpower.power[i].tpc.dsp_atten,
1433 txpower.power[i].rate);
1434 }
1435
1436 return iwl_legacy_send_cmd_pdu(priv, REPLY_TX_PWR_TABLE_CMD,
1437 sizeof(struct iwl3945_txpowertable_cmd),
1438 &txpower);
1439
1440}
1441
1442/**
1443 * iwl3945_hw_reg_set_new_power - Configures power tables at new levels
1444 * @ch_info: Channel to update. Uses power_info.requested_power.
1445 *
1446 * Replace requested_power and base_power_index ch_info fields for
1447 * one channel.
1448 *
1449 * Called if user or spectrum management changes power preferences.
1450 * Takes into account h/w and modulation limitations (clip power).
1451 *
1452 * This does *not* send anything to NIC, just sets up ch_info for one channel.
1453 *
1454 * NOTE: reg_compensate_for_temperature_dif() *must* be run after this to
1455 * properly fill out the scan powers, and actual h/w gain settings,
1456 * and send changes to NIC
1457 */
1458static int iwl3945_hw_reg_set_new_power(struct iwl_priv *priv,
1459 struct iwl_channel_info *ch_info)
1460{
1461 struct iwl3945_channel_power_info *power_info;
1462 int power_changed = 0;
1463 int i;
1464 const s8 *clip_pwrs;
1465 int power;
1466
1467 /* Get this chnlgrp's rate-to-max/clip-powers table */
1468 clip_pwrs = priv->_3945.clip_groups[ch_info->group_index].clip_powers;
1469
1470 /* Get this channel's rate-to-current-power settings table */
1471 power_info = ch_info->power_info;
1472
1473 /* update OFDM Txpower settings */
1474 for (i = IWL_RATE_6M_INDEX_TABLE; i <= IWL_RATE_54M_INDEX_TABLE;
1475 i++, ++power_info) {
1476 int delta_idx;
1477
1478 /* limit new power to be no more than h/w capability */
1479 power = min(ch_info->curr_txpow, clip_pwrs[i]);
1480 if (power == power_info->requested_power)
1481 continue;
1482
1483 /* find difference between old and new requested powers,
1484 * update base (non-temp-compensated) power index */
1485 delta_idx = (power - power_info->requested_power) * 2;
1486 power_info->base_power_index -= delta_idx;
1487
1488 /* save new requested power value */
1489 power_info->requested_power = power;
1490
1491 power_changed = 1;
1492 }
1493
1494 /* update CCK Txpower settings, based on OFDM 12M setting ...
1495 * ... all CCK power settings for a given channel are the *same*. */
1496 if (power_changed) {
1497 power =
1498 ch_info->power_info[IWL_RATE_12M_INDEX_TABLE].
1499 requested_power + IWL_CCK_FROM_OFDM_POWER_DIFF;
1500
1501 /* do all CCK rates' iwl3945_channel_power_info structures */
1502 for (i = IWL_RATE_1M_INDEX_TABLE; i <= IWL_RATE_11M_INDEX_TABLE; i++) {
1503 power_info->requested_power = power;
1504 power_info->base_power_index =
1505 ch_info->power_info[IWL_RATE_12M_INDEX_TABLE].
1506 base_power_index + IWL_CCK_FROM_OFDM_INDEX_DIFF;
1507 ++power_info;
1508 }
1509 }
1510
1511 return 0;
1512}
1513
1514/**
1515 * iwl3945_hw_reg_get_ch_txpower_limit - returns new power limit for channel
1516 *
1517 * NOTE: Returned power limit may be less (but not more) than requested,
1518 * based strictly on regulatory (eeprom and spectrum mgt) limitations
1519 * (no consideration for h/w clipping limitations).
1520 */
1521static int iwl3945_hw_reg_get_ch_txpower_limit(struct iwl_channel_info *ch_info)
1522{
1523 s8 max_power;
1524
1525#if 0
1526 /* if we're using TGd limits, use lower of TGd or EEPROM */
1527 if (ch_info->tgd_data.max_power != 0)
1528 max_power = min(ch_info->tgd_data.max_power,
1529 ch_info->eeprom.max_power_avg);
1530
1531 /* else just use EEPROM limits */
1532 else
1533#endif
1534 max_power = ch_info->eeprom.max_power_avg;
1535
1536 return min(max_power, ch_info->max_power_avg);
1537}
1538
1539/**
1540 * iwl3945_hw_reg_comp_txpower_temp - Compensate for temperature
1541 *
1542 * Compensate txpower settings of *all* channels for temperature.
1543 * This only accounts for the difference between current temperature
1544 * and the factory calibration temperatures, and bases the new settings
1545 * on the channel's base_power_index.
1546 *
1547 * If RxOn is "associated", this sends the new Txpower to NIC!
1548 */
1549static int iwl3945_hw_reg_comp_txpower_temp(struct iwl_priv *priv)
1550{
1551 struct iwl_channel_info *ch_info = NULL;
1552 struct iwl3945_eeprom *eeprom = (struct iwl3945_eeprom *)priv->eeprom;
1553 int delta_index;
1554 const s8 *clip_pwrs; /* array of h/w max power levels for each rate */
1555 u8 a_band;
1556 u8 rate_index;
1557 u8 scan_tbl_index;
1558 u8 i;
1559 int ref_temp;
1560 int temperature = priv->temperature;
1561
1562 if (priv->disable_tx_power_cal ||
1563 test_bit(STATUS_SCANNING, &priv->status)) {
1564 /* do not perform tx power calibration */
1565 return 0;
1566 }
1567 /* set up new Tx power info for each and every channel, 2.4 and 5.x */
1568 for (i = 0; i < priv->channel_count; i++) {
1569 ch_info = &priv->channel_info[i];
1570 a_band = iwl_legacy_is_channel_a_band(ch_info);
1571
1572 /* Get this chnlgrp's factory calibration temperature */
1573 ref_temp = (s16)eeprom->groups[ch_info->group_index].
1574 temperature;
1575
1576 /* get power index adjustment based on current and factory
1577 * temps */
1578 delta_index = iwl3945_hw_reg_adjust_power_by_temp(temperature,
1579 ref_temp);
1580
1581 /* set tx power value for all rates, OFDM and CCK */
1582 for (rate_index = 0; rate_index < IWL_RATE_COUNT_3945;
1583 rate_index++) {
1584 int power_idx =
1585 ch_info->power_info[rate_index].base_power_index;
1586
1587 /* temperature compensate */
1588 power_idx += delta_index;
1589
1590 /* stay within table range */
1591 power_idx = iwl3945_hw_reg_fix_power_index(power_idx);
1592 ch_info->power_info[rate_index].
1593 power_table_index = (u8) power_idx;
1594 ch_info->power_info[rate_index].tpc =
1595 power_gain_table[a_band][power_idx];
1596 }
1597
1598 /* Get this chnlgrp's rate-to-max/clip-powers table */
1599 clip_pwrs = priv->_3945.clip_groups[ch_info->group_index].clip_powers;
1600
1601 /* set scan tx power, 1Mbit for CCK, 6Mbit for OFDM */
1602 for (scan_tbl_index = 0;
1603 scan_tbl_index < IWL_NUM_SCAN_RATES; scan_tbl_index++) {
1604 s32 actual_index = (scan_tbl_index == 0) ?
1605 IWL_RATE_1M_INDEX_TABLE : IWL_RATE_6M_INDEX_TABLE;
1606 iwl3945_hw_reg_set_scan_power(priv, scan_tbl_index,
1607 actual_index, clip_pwrs,
1608 ch_info, a_band);
1609 }
1610 }
1611
1612 /* send Txpower command for current channel to ucode */
1613 return priv->cfg->ops->lib->send_tx_power(priv);
1614}
1615
1616int iwl3945_hw_reg_set_txpower(struct iwl_priv *priv, s8 power)
1617{
1618 struct iwl_channel_info *ch_info;
1619 s8 max_power;
1620 u8 a_band;
1621 u8 i;
1622
1623 if (priv->tx_power_user_lmt == power) {
1624 IWL_DEBUG_POWER(priv, "Requested Tx power same as current "
1625 "limit: %ddBm.\n", power);
1626 return 0;
1627 }
1628
1629 IWL_DEBUG_POWER(priv, "Setting upper limit clamp to %ddBm.\n", power);
1630 priv->tx_power_user_lmt = power;
1631
1632 /* set up new Tx powers for each and every channel, 2.4 and 5.x */
1633
1634 for (i = 0; i < priv->channel_count; i++) {
1635 ch_info = &priv->channel_info[i];
1636 a_band = iwl_legacy_is_channel_a_band(ch_info);
1637
1638 /* find minimum power of all user and regulatory constraints
1639 * (does not consider h/w clipping limitations) */
1640 max_power = iwl3945_hw_reg_get_ch_txpower_limit(ch_info);
1641 max_power = min(power, max_power);
1642 if (max_power != ch_info->curr_txpow) {
1643 ch_info->curr_txpow = max_power;
1644
1645 /* this considers the h/w clipping limitations */
1646 iwl3945_hw_reg_set_new_power(priv, ch_info);
1647 }
1648 }
1649
1650 /* update txpower settings for all channels,
1651 * send to NIC if associated. */
1652 iwl3945_is_temp_calib_needed(priv);
1653 iwl3945_hw_reg_comp_txpower_temp(priv);
1654
1655 return 0;
1656}
1657
1658static int iwl3945_send_rxon_assoc(struct iwl_priv *priv,
1659 struct iwl_rxon_context *ctx)
1660{
1661 int rc = 0;
1662 struct iwl_rx_packet *pkt;
1663 struct iwl3945_rxon_assoc_cmd rxon_assoc;
1664 struct iwl_host_cmd cmd = {
1665 .id = REPLY_RXON_ASSOC,
1666 .len = sizeof(rxon_assoc),
1667 .flags = CMD_WANT_SKB,
1668 .data = &rxon_assoc,
1669 };
1670 const struct iwl_legacy_rxon_cmd *rxon1 = &ctx->staging;
1671 const struct iwl_legacy_rxon_cmd *rxon2 = &ctx->active;
1672
1673 if ((rxon1->flags == rxon2->flags) &&
1674 (rxon1->filter_flags == rxon2->filter_flags) &&
1675 (rxon1->cck_basic_rates == rxon2->cck_basic_rates) &&
1676 (rxon1->ofdm_basic_rates == rxon2->ofdm_basic_rates)) {
1677 IWL_DEBUG_INFO(priv, "Using current RXON_ASSOC. Not resending.\n");
1678 return 0;
1679 }
1680
1681 rxon_assoc.flags = ctx->staging.flags;
1682 rxon_assoc.filter_flags = ctx->staging.filter_flags;
1683 rxon_assoc.ofdm_basic_rates = ctx->staging.ofdm_basic_rates;
1684 rxon_assoc.cck_basic_rates = ctx->staging.cck_basic_rates;
1685 rxon_assoc.reserved = 0;
1686
1687 rc = iwl_legacy_send_cmd_sync(priv, &cmd);
1688 if (rc)
1689 return rc;
1690
1691 pkt = (struct iwl_rx_packet *)cmd.reply_page;
1692 if (pkt->hdr.flags & IWL_CMD_FAILED_MSK) {
1693 IWL_ERR(priv, "Bad return from REPLY_RXON_ASSOC command\n");
1694 rc = -EIO;
1695 }
1696
1697 iwl_legacy_free_pages(priv, cmd.reply_page);
1698
1699 return rc;
1700}
1701
1702/**
1703 * iwl3945_commit_rxon - commit staging_rxon to hardware
1704 *
1705 * The RXON command in staging_rxon is committed to the hardware and
1706 * the active_rxon structure is updated with the new data. This
1707 * function correctly transitions out of the RXON_ASSOC_MSK state if
1708 * a HW tune is required based on the RXON structure changes.
1709 */
1710int iwl3945_commit_rxon(struct iwl_priv *priv, struct iwl_rxon_context *ctx)
1711{
1712 /* cast away the const for active_rxon in this function */
1713 struct iwl3945_rxon_cmd *active_rxon = (void *)&ctx->active;
1714 struct iwl3945_rxon_cmd *staging_rxon = (void *)&ctx->staging;
1715 int rc = 0;
1716 bool new_assoc = !!(staging_rxon->filter_flags & RXON_FILTER_ASSOC_MSK);
1717
1718 if (test_bit(STATUS_EXIT_PENDING, &priv->status))
1719 return -EINVAL;
1720
1721 if (!iwl_legacy_is_alive(priv))
1722 return -1;
1723
1724 /* always get timestamp with Rx frame */
1725 staging_rxon->flags |= RXON_FLG_TSF2HOST_MSK;
1726
1727 /* select antenna */
1728 staging_rxon->flags &=
1729 ~(RXON_FLG_DIS_DIV_MSK | RXON_FLG_ANT_SEL_MSK);
1730 staging_rxon->flags |= iwl3945_get_antenna_flags(priv);
1731
1732 rc = iwl_legacy_check_rxon_cmd(priv, ctx);
1733 if (rc) {
1734 IWL_ERR(priv, "Invalid RXON configuration. Not committing.\n");
1735 return -EINVAL;
1736 }
1737
1738 /* If we don't need to send a full RXON, we can use
1739 * iwl3945_rxon_assoc_cmd which is used to reconfigure filter
1740 * and other flags for the current radio configuration. */
1741 if (!iwl_legacy_full_rxon_required(priv,
1742 &priv->contexts[IWL_RXON_CTX_BSS])) {
1743 rc = iwl_legacy_send_rxon_assoc(priv,
1744 &priv->contexts[IWL_RXON_CTX_BSS]);
1745 if (rc) {
1746 IWL_ERR(priv, "Error setting RXON_ASSOC "
1747 "configuration (%d).\n", rc);
1748 return rc;
1749 }
1750
1751 memcpy(active_rxon, staging_rxon, sizeof(*active_rxon));
1752
1753 return 0;
1754 }
1755
1756 /* If we are currently associated and the new config requires
1757 * an RXON_ASSOC and the new config wants the associated mask enabled,
1758 * we must clear the associated from the active configuration
1759 * before we apply the new config */
1760 if (iwl_legacy_is_associated(priv, IWL_RXON_CTX_BSS) && new_assoc) {
1761 IWL_DEBUG_INFO(priv, "Toggling associated bit on current RXON\n");
1762 active_rxon->filter_flags &= ~RXON_FILTER_ASSOC_MSK;
1763
1764 /*
1765 * reserved4 and 5 could have been filled by the iwlcore code.
1766 * Let's clear them before pushing to the 3945.
1767 */
1768 active_rxon->reserved4 = 0;
1769 active_rxon->reserved5 = 0;
1770 rc = iwl_legacy_send_cmd_pdu(priv, REPLY_RXON,
1771 sizeof(struct iwl3945_rxon_cmd),
1772 &priv->contexts[IWL_RXON_CTX_BSS].active);
1773
1774 /* If the mask clearing failed then we set
1775 * active_rxon back to what it was previously */
1776 if (rc) {
1777 active_rxon->filter_flags |= RXON_FILTER_ASSOC_MSK;
1778 IWL_ERR(priv, "Error clearing ASSOC_MSK on current "
1779 "configuration (%d).\n", rc);
1780 return rc;
1781 }
1782 iwl_legacy_clear_ucode_stations(priv,
1783 &priv->contexts[IWL_RXON_CTX_BSS]);
1784 iwl_legacy_restore_stations(priv,
1785 &priv->contexts[IWL_RXON_CTX_BSS]);
1786 }
1787
1788 IWL_DEBUG_INFO(priv, "Sending RXON\n"
1789 "* with%s RXON_FILTER_ASSOC_MSK\n"
1790 "* channel = %d\n"
1791 "* bssid = %pM\n",
1792 (new_assoc ? "" : "out"),
1793 le16_to_cpu(staging_rxon->channel),
1794 staging_rxon->bssid_addr);
1795
1796 /*
1797 * reserved4 and 5 could have been filled by the iwlcore code.
1798 * Let's clear them before pushing to the 3945.
1799 */
1800 staging_rxon->reserved4 = 0;
1801 staging_rxon->reserved5 = 0;
1802
1803 iwl_legacy_set_rxon_hwcrypto(priv, ctx, !iwl3945_mod_params.sw_crypto);
1804
1805 /* Apply the new configuration */
1806 rc = iwl_legacy_send_cmd_pdu(priv, REPLY_RXON,
1807 sizeof(struct iwl3945_rxon_cmd),
1808 staging_rxon);
1809 if (rc) {
1810 IWL_ERR(priv, "Error setting new configuration (%d).\n", rc);
1811 return rc;
1812 }
1813
1814 memcpy(active_rxon, staging_rxon, sizeof(*active_rxon));
1815
1816 if (!new_assoc) {
1817 iwl_legacy_clear_ucode_stations(priv,
1818 &priv->contexts[IWL_RXON_CTX_BSS]);
1819 iwl_legacy_restore_stations(priv,
1820 &priv->contexts[IWL_RXON_CTX_BSS]);
1821 }
1822
1823 /* If we issue a new RXON command which required a tune then we must
1824 * send a new TXPOWER command or we won't be able to Tx any frames */
1825 rc = iwl_legacy_set_tx_power(priv, priv->tx_power_next, true);
1826 if (rc) {
1827 IWL_ERR(priv, "Error setting Tx power (%d).\n", rc);
1828 return rc;
1829 }
1830
1831 /* Init the hardware's rate fallback order based on the band */
1832 rc = iwl3945_init_hw_rate_table(priv);
1833 if (rc) {
1834 IWL_ERR(priv, "Error setting HW rate table: %02X\n", rc);
1835 return -EIO;
1836 }
1837
1838 return 0;
1839}
1840
1841/**
1842 * iwl3945_reg_txpower_periodic - called when time to check our temperature.
1843 *
1844 * -- reset periodic timer
1845 * -- see if temp has changed enough to warrant re-calibration ... if so:
1846 * -- correct coeffs for temp (can reset temp timer)
1847 * -- save this temp as "last",
1848 * -- send new set of gain settings to NIC
1849 * NOTE: This should continue working, even when we're not associated,
1850 * so we can keep our internal table of scan powers current. */
1851void iwl3945_reg_txpower_periodic(struct iwl_priv *priv)
1852{
1853 /* This will kick in the "brute force"
1854 * iwl3945_hw_reg_comp_txpower_temp() below */
1855 if (!iwl3945_is_temp_calib_needed(priv))
1856 goto reschedule;
1857
1858 /* Set up a new set of temp-adjusted TxPowers, send to NIC.
1859 * This is based *only* on current temperature,
1860 * ignoring any previous power measurements */
1861 iwl3945_hw_reg_comp_txpower_temp(priv);
1862
1863 reschedule:
1864 queue_delayed_work(priv->workqueue,
1865 &priv->_3945.thermal_periodic, REG_RECALIB_PERIOD * HZ);
1866}
1867
1868static void iwl3945_bg_reg_txpower_periodic(struct work_struct *work)
1869{
1870 struct iwl_priv *priv = container_of(work, struct iwl_priv,
1871 _3945.thermal_periodic.work);
1872
1873 if (test_bit(STATUS_EXIT_PENDING, &priv->status))
1874 return;
1875
1876 mutex_lock(&priv->mutex);
1877 iwl3945_reg_txpower_periodic(priv);
1878 mutex_unlock(&priv->mutex);
1879}
1880
1881/**
1882 * iwl3945_hw_reg_get_ch_grp_index - find the channel-group index (0-4)
1883 * for the channel.
1884 *
1885 * This function is used when initializing channel-info structs.
1886 *
1887 * NOTE: These channel groups do *NOT* match the bands above!
1888 * These channel groups are based on factory-tested channels;
1889 * on A-band, EEPROM's "group frequency" entries represent the top
1890 * channel in each group 1-4. Group 5 All B/G channels are in group 0.
1891 */
1892static u16 iwl3945_hw_reg_get_ch_grp_index(struct iwl_priv *priv,
1893 const struct iwl_channel_info *ch_info)
1894{
1895 struct iwl3945_eeprom *eeprom = (struct iwl3945_eeprom *)priv->eeprom;
1896 struct iwl3945_eeprom_txpower_group *ch_grp = &eeprom->groups[0];
1897 u8 group;
1898 u16 group_index = 0; /* based on factory calib frequencies */
1899 u8 grp_channel;
1900
1901 /* Find the group index for the channel ... don't use index 1(?) */
1902 if (iwl_legacy_is_channel_a_band(ch_info)) {
1903 for (group = 1; group < 5; group++) {
1904 grp_channel = ch_grp[group].group_channel;
1905 if (ch_info->channel <= grp_channel) {
1906 group_index = group;
1907 break;
1908 }
1909 }
1910 /* group 4 has a few channels *above* its factory cal freq */
1911 if (group == 5)
1912 group_index = 4;
1913 } else
1914 group_index = 0; /* 2.4 GHz, group 0 */
1915
1916 IWL_DEBUG_POWER(priv, "Chnl %d mapped to grp %d\n", ch_info->channel,
1917 group_index);
1918 return group_index;
1919}
1920
1921/**
1922 * iwl3945_hw_reg_get_matched_power_index - Interpolate to get nominal index
1923 *
1924 * Interpolate to get nominal (i.e. at factory calibration temperature) index
1925 * into radio/DSP gain settings table for requested power.
1926 */
1927static int iwl3945_hw_reg_get_matched_power_index(struct iwl_priv *priv,
1928 s8 requested_power,
1929 s32 setting_index, s32 *new_index)
1930{
1931 const struct iwl3945_eeprom_txpower_group *chnl_grp = NULL;
1932 struct iwl3945_eeprom *eeprom = (struct iwl3945_eeprom *)priv->eeprom;
1933 s32 index0, index1;
1934 s32 power = 2 * requested_power;
1935 s32 i;
1936 const struct iwl3945_eeprom_txpower_sample *samples;
1937 s32 gains0, gains1;
1938 s32 res;
1939 s32 denominator;
1940
1941 chnl_grp = &eeprom->groups[setting_index];
1942 samples = chnl_grp->samples;
1943 for (i = 0; i < 5; i++) {
1944 if (power == samples[i].power) {
1945 *new_index = samples[i].gain_index;
1946 return 0;
1947 }
1948 }
1949
1950 if (power > samples[1].power) {
1951 index0 = 0;
1952 index1 = 1;
1953 } else if (power > samples[2].power) {
1954 index0 = 1;
1955 index1 = 2;
1956 } else if (power > samples[3].power) {
1957 index0 = 2;
1958 index1 = 3;
1959 } else {
1960 index0 = 3;
1961 index1 = 4;
1962 }
1963
1964 denominator = (s32) samples[index1].power - (s32) samples[index0].power;
1965 if (denominator == 0)
1966 return -EINVAL;
1967 gains0 = (s32) samples[index0].gain_index * (1 << 19);
1968 gains1 = (s32) samples[index1].gain_index * (1 << 19);
1969 res = gains0 + (gains1 - gains0) *
1970 ((s32) power - (s32) samples[index0].power) / denominator +
1971 (1 << 18);
1972 *new_index = res >> 19;
1973 return 0;
1974}
1975
1976static void iwl3945_hw_reg_init_channel_groups(struct iwl_priv *priv)
1977{
1978 u32 i;
1979 s32 rate_index;
1980 struct iwl3945_eeprom *eeprom = (struct iwl3945_eeprom *)priv->eeprom;
1981 const struct iwl3945_eeprom_txpower_group *group;
1982
1983 IWL_DEBUG_POWER(priv, "Initializing factory calib info from EEPROM\n");
1984
1985 for (i = 0; i < IWL_NUM_TX_CALIB_GROUPS; i++) {
1986 s8 *clip_pwrs; /* table of power levels for each rate */
1987 s8 satur_pwr; /* saturation power for each chnl group */
1988 group = &eeprom->groups[i];
1989
1990 /* sanity check on factory saturation power value */
1991 if (group->saturation_power < 40) {
1992 IWL_WARN(priv, "Error: saturation power is %d, "
1993 "less than minimum expected 40\n",
1994 group->saturation_power);
1995 return;
1996 }
1997
1998 /*
1999 * Derive requested power levels for each rate, based on
2000 * hardware capabilities (saturation power for band).
2001 * Basic value is 3dB down from saturation, with further
2002 * power reductions for highest 3 data rates. These
2003 * backoffs provide headroom for high rate modulation
2004 * power peaks, without too much distortion (clipping).
2005 */
2006 /* we'll fill in this array with h/w max power levels */
2007 clip_pwrs = (s8 *) priv->_3945.clip_groups[i].clip_powers;
2008
2009 /* divide factory saturation power by 2 to find -3dB level */
2010 satur_pwr = (s8) (group->saturation_power >> 1);
2011
2012 /* fill in channel group's nominal powers for each rate */
2013 for (rate_index = 0;
2014 rate_index < IWL_RATE_COUNT_3945; rate_index++, clip_pwrs++) {
2015 switch (rate_index) {
2016 case IWL_RATE_36M_INDEX_TABLE:
2017 if (i == 0) /* B/G */
2018 *clip_pwrs = satur_pwr;
2019 else /* A */
2020 *clip_pwrs = satur_pwr - 5;
2021 break;
2022 case IWL_RATE_48M_INDEX_TABLE:
2023 if (i == 0)
2024 *clip_pwrs = satur_pwr - 7;
2025 else
2026 *clip_pwrs = satur_pwr - 10;
2027 break;
2028 case IWL_RATE_54M_INDEX_TABLE:
2029 if (i == 0)
2030 *clip_pwrs = satur_pwr - 9;
2031 else
2032 *clip_pwrs = satur_pwr - 12;
2033 break;
2034 default:
2035 *clip_pwrs = satur_pwr;
2036 break;
2037 }
2038 }
2039 }
2040}
2041
2042/**
2043 * iwl3945_txpower_set_from_eeprom - Set channel power info based on EEPROM
2044 *
2045 * Second pass (during init) to set up priv->channel_info
2046 *
2047 * Set up Tx-power settings in our channel info database for each VALID
2048 * (for this geo/SKU) channel, at all Tx data rates, based on eeprom values
2049 * and current temperature.
2050 *
2051 * Since this is based on current temperature (at init time), these values may
2052 * not be valid for very long, but it gives us a starting/default point,
2053 * and allows us to active (i.e. using Tx) scan.
2054 *
2055 * This does *not* write values to NIC, just sets up our internal table.
2056 */
2057int iwl3945_txpower_set_from_eeprom(struct iwl_priv *priv)
2058{
2059 struct iwl_channel_info *ch_info = NULL;
2060 struct iwl3945_channel_power_info *pwr_info;
2061 struct iwl3945_eeprom *eeprom = (struct iwl3945_eeprom *)priv->eeprom;
2062 int delta_index;
2063 u8 rate_index;
2064 u8 scan_tbl_index;
2065 const s8 *clip_pwrs; /* array of power levels for each rate */
2066 u8 gain, dsp_atten;
2067 s8 power;
2068 u8 pwr_index, base_pwr_index, a_band;
2069 u8 i;
2070 int temperature;
2071
2072 /* save temperature reference,
2073 * so we can determine next time to calibrate */
2074 temperature = iwl3945_hw_reg_txpower_get_temperature(priv);
2075 priv->last_temperature = temperature;
2076
2077 iwl3945_hw_reg_init_channel_groups(priv);
2078
2079 /* initialize Tx power info for each and every channel, 2.4 and 5.x */
2080 for (i = 0, ch_info = priv->channel_info; i < priv->channel_count;
2081 i++, ch_info++) {
2082 a_band = iwl_legacy_is_channel_a_band(ch_info);
2083 if (!iwl_legacy_is_channel_valid(ch_info))
2084 continue;
2085
2086 /* find this channel's channel group (*not* "band") index */
2087 ch_info->group_index =
2088 iwl3945_hw_reg_get_ch_grp_index(priv, ch_info);
2089
2090 /* Get this chnlgrp's rate->max/clip-powers table */
2091 clip_pwrs = priv->_3945.clip_groups[ch_info->group_index].clip_powers;
2092
2093 /* calculate power index *adjustment* value according to
2094 * diff between current temperature and factory temperature */
2095 delta_index = iwl3945_hw_reg_adjust_power_by_temp(temperature,
2096 eeprom->groups[ch_info->group_index].
2097 temperature);
2098
2099 IWL_DEBUG_POWER(priv, "Delta index for channel %d: %d [%d]\n",
2100 ch_info->channel, delta_index, temperature +
2101 IWL_TEMP_CONVERT);
2102
2103 /* set tx power value for all OFDM rates */
2104 for (rate_index = 0; rate_index < IWL_OFDM_RATES;
2105 rate_index++) {
2106 s32 uninitialized_var(power_idx);
2107 int rc;
2108
2109 /* use channel group's clip-power table,
2110 * but don't exceed channel's max power */
2111 s8 pwr = min(ch_info->max_power_avg,
2112 clip_pwrs[rate_index]);
2113
2114 pwr_info = &ch_info->power_info[rate_index];
2115
2116 /* get base (i.e. at factory-measured temperature)
2117 * power table index for this rate's power */
2118 rc = iwl3945_hw_reg_get_matched_power_index(priv, pwr,
2119 ch_info->group_index,
2120 &power_idx);
2121 if (rc) {
2122 IWL_ERR(priv, "Invalid power index\n");
2123 return rc;
2124 }
2125 pwr_info->base_power_index = (u8) power_idx;
2126
2127 /* temperature compensate */
2128 power_idx += delta_index;
2129
2130 /* stay within range of gain table */
2131 power_idx = iwl3945_hw_reg_fix_power_index(power_idx);
2132
2133 /* fill 1 OFDM rate's iwl3945_channel_power_info struct */
2134 pwr_info->requested_power = pwr;
2135 pwr_info->power_table_index = (u8) power_idx;
2136 pwr_info->tpc.tx_gain =
2137 power_gain_table[a_band][power_idx].tx_gain;
2138 pwr_info->tpc.dsp_atten =
2139 power_gain_table[a_band][power_idx].dsp_atten;
2140 }
2141
2142 /* set tx power for CCK rates, based on OFDM 12 Mbit settings*/
2143 pwr_info = &ch_info->power_info[IWL_RATE_12M_INDEX_TABLE];
2144 power = pwr_info->requested_power +
2145 IWL_CCK_FROM_OFDM_POWER_DIFF;
2146 pwr_index = pwr_info->power_table_index +
2147 IWL_CCK_FROM_OFDM_INDEX_DIFF;
2148 base_pwr_index = pwr_info->base_power_index +
2149 IWL_CCK_FROM_OFDM_INDEX_DIFF;
2150
2151 /* stay within table range */
2152 pwr_index = iwl3945_hw_reg_fix_power_index(pwr_index);
2153 gain = power_gain_table[a_band][pwr_index].tx_gain;
2154 dsp_atten = power_gain_table[a_band][pwr_index].dsp_atten;
2155
2156 /* fill each CCK rate's iwl3945_channel_power_info structure
2157 * NOTE: All CCK-rate Txpwrs are the same for a given chnl!
2158 * NOTE: CCK rates start at end of OFDM rates! */
2159 for (rate_index = 0;
2160 rate_index < IWL_CCK_RATES; rate_index++) {
2161 pwr_info = &ch_info->power_info[rate_index+IWL_OFDM_RATES];
2162 pwr_info->requested_power = power;
2163 pwr_info->power_table_index = pwr_index;
2164 pwr_info->base_power_index = base_pwr_index;
2165 pwr_info->tpc.tx_gain = gain;
2166 pwr_info->tpc.dsp_atten = dsp_atten;
2167 }
2168
2169 /* set scan tx power, 1Mbit for CCK, 6Mbit for OFDM */
2170 for (scan_tbl_index = 0;
2171 scan_tbl_index < IWL_NUM_SCAN_RATES; scan_tbl_index++) {
2172 s32 actual_index = (scan_tbl_index == 0) ?
2173 IWL_RATE_1M_INDEX_TABLE : IWL_RATE_6M_INDEX_TABLE;
2174 iwl3945_hw_reg_set_scan_power(priv, scan_tbl_index,
2175 actual_index, clip_pwrs, ch_info, a_band);
2176 }
2177 }
2178
2179 return 0;
2180}
2181
2182int iwl3945_hw_rxq_stop(struct iwl_priv *priv)
2183{
2184 int rc;
2185
2186 iwl_legacy_write_direct32(priv, FH39_RCSR_CONFIG(0), 0);
2187 rc = iwl_poll_direct_bit(priv, FH39_RSSR_STATUS,
2188 FH39_RSSR_CHNL0_RX_STATUS_CHNL_IDLE, 1000);
2189 if (rc < 0)
2190 IWL_ERR(priv, "Can't stop Rx DMA.\n");
2191
2192 return 0;
2193}
2194
2195int iwl3945_hw_tx_queue_init(struct iwl_priv *priv, struct iwl_tx_queue *txq)
2196{
2197 int txq_id = txq->q.id;
2198
2199 struct iwl3945_shared *shared_data = priv->_3945.shared_virt;
2200
2201 shared_data->tx_base_ptr[txq_id] = cpu_to_le32((u32)txq->q.dma_addr);
2202
2203 iwl_legacy_write_direct32(priv, FH39_CBCC_CTRL(txq_id), 0);
2204 iwl_legacy_write_direct32(priv, FH39_CBCC_BASE(txq_id), 0);
2205
2206 iwl_legacy_write_direct32(priv, FH39_TCSR_CONFIG(txq_id),
2207 FH39_TCSR_TX_CONFIG_REG_VAL_CIRQ_RTC_NOINT |
2208 FH39_TCSR_TX_CONFIG_REG_VAL_MSG_MODE_TXF |
2209 FH39_TCSR_TX_CONFIG_REG_VAL_CIRQ_HOST_IFTFD |
2210 FH39_TCSR_TX_CONFIG_REG_VAL_DMA_CREDIT_ENABLE_VAL |
2211 FH39_TCSR_TX_CONFIG_REG_VAL_DMA_CHNL_ENABLE);
2212
2213 /* fake read to flush all prev. writes */
2214 iwl_read32(priv, FH39_TSSR_CBB_BASE);
2215
2216 return 0;
2217}
2218
2219/*
2220 * HCMD utils
2221 */
2222static u16 iwl3945_get_hcmd_size(u8 cmd_id, u16 len)
2223{
2224 switch (cmd_id) {
2225 case REPLY_RXON:
2226 return sizeof(struct iwl3945_rxon_cmd);
2227 case POWER_TABLE_CMD:
2228 return sizeof(struct iwl3945_powertable_cmd);
2229 default:
2230 return len;
2231 }
2232}
2233
2234
2235static u16 iwl3945_build_addsta_hcmd(const struct iwl_legacy_addsta_cmd *cmd,
2236 u8 *data)
2237{
2238 struct iwl3945_addsta_cmd *addsta = (struct iwl3945_addsta_cmd *)data;
2239 addsta->mode = cmd->mode;
2240 memcpy(&addsta->sta, &cmd->sta, sizeof(struct sta_id_modify));
2241 memcpy(&addsta->key, &cmd->key, sizeof(struct iwl4965_keyinfo));
2242 addsta->station_flags = cmd->station_flags;
2243 addsta->station_flags_msk = cmd->station_flags_msk;
2244 addsta->tid_disable_tx = cpu_to_le16(0);
2245 addsta->rate_n_flags = cmd->rate_n_flags;
2246 addsta->add_immediate_ba_tid = cmd->add_immediate_ba_tid;
2247 addsta->remove_immediate_ba_tid = cmd->remove_immediate_ba_tid;
2248 addsta->add_immediate_ba_ssn = cmd->add_immediate_ba_ssn;
2249
2250 return (u16)sizeof(struct iwl3945_addsta_cmd);
2251}
2252
2253static int iwl3945_add_bssid_station(struct iwl_priv *priv,
2254 const u8 *addr, u8 *sta_id_r)
2255{
2256 struct iwl_rxon_context *ctx = &priv->contexts[IWL_RXON_CTX_BSS];
2257 int ret;
2258 u8 sta_id;
2259 unsigned long flags;
2260
2261 if (sta_id_r)
2262 *sta_id_r = IWL_INVALID_STATION;
2263
2264 ret = iwl_legacy_add_station_common(priv, ctx, addr, 0, NULL, &sta_id);
2265 if (ret) {
2266 IWL_ERR(priv, "Unable to add station %pM\n", addr);
2267 return ret;
2268 }
2269
2270 if (sta_id_r)
2271 *sta_id_r = sta_id;
2272
2273 spin_lock_irqsave(&priv->sta_lock, flags);
2274 priv->stations[sta_id].used |= IWL_STA_LOCAL;
2275 spin_unlock_irqrestore(&priv->sta_lock, flags);
2276
2277 return 0;
2278}
2279static int iwl3945_manage_ibss_station(struct iwl_priv *priv,
2280 struct ieee80211_vif *vif, bool add)
2281{
2282 struct iwl_vif_priv *vif_priv = (void *)vif->drv_priv;
2283 int ret;
2284
2285 if (add) {
2286 ret = iwl3945_add_bssid_station(priv, vif->bss_conf.bssid,
2287 &vif_priv->ibss_bssid_sta_id);
2288 if (ret)
2289 return ret;
2290
2291 iwl3945_sync_sta(priv, vif_priv->ibss_bssid_sta_id,
2292 (priv->band == IEEE80211_BAND_5GHZ) ?
2293 IWL_RATE_6M_PLCP : IWL_RATE_1M_PLCP);
2294 iwl3945_rate_scale_init(priv->hw, vif_priv->ibss_bssid_sta_id);
2295
2296 return 0;
2297 }
2298
2299 return iwl_legacy_remove_station(priv, vif_priv->ibss_bssid_sta_id,
2300 vif->bss_conf.bssid);
2301}
2302
2303/**
2304 * iwl3945_init_hw_rate_table - Initialize the hardware rate fallback table
2305 */
2306int iwl3945_init_hw_rate_table(struct iwl_priv *priv)
2307{
2308 int rc, i, index, prev_index;
2309 struct iwl3945_rate_scaling_cmd rate_cmd = {
2310 .reserved = {0, 0, 0},
2311 };
2312 struct iwl3945_rate_scaling_info *table = rate_cmd.table;
2313
2314 for (i = 0; i < ARRAY_SIZE(iwl3945_rates); i++) {
2315 index = iwl3945_rates[i].table_rs_index;
2316
2317 table[index].rate_n_flags =
2318 iwl3945_hw_set_rate_n_flags(iwl3945_rates[i].plcp, 0);
2319 table[index].try_cnt = priv->retry_rate;
2320 prev_index = iwl3945_get_prev_ieee_rate(i);
2321 table[index].next_rate_index =
2322 iwl3945_rates[prev_index].table_rs_index;
2323 }
2324
2325 switch (priv->band) {
2326 case IEEE80211_BAND_5GHZ:
2327 IWL_DEBUG_RATE(priv, "Select A mode rate scale\n");
2328 /* If one of the following CCK rates is used,
2329 * have it fall back to the 6M OFDM rate */
2330 for (i = IWL_RATE_1M_INDEX_TABLE;
2331 i <= IWL_RATE_11M_INDEX_TABLE; i++)
2332 table[i].next_rate_index =
2333 iwl3945_rates[IWL_FIRST_OFDM_RATE].table_rs_index;
2334
2335 /* Don't fall back to CCK rates */
2336 table[IWL_RATE_12M_INDEX_TABLE].next_rate_index =
2337 IWL_RATE_9M_INDEX_TABLE;
2338
2339 /* Don't drop out of OFDM rates */
2340 table[IWL_RATE_6M_INDEX_TABLE].next_rate_index =
2341 iwl3945_rates[IWL_FIRST_OFDM_RATE].table_rs_index;
2342 break;
2343
2344 case IEEE80211_BAND_2GHZ:
2345 IWL_DEBUG_RATE(priv, "Select B/G mode rate scale\n");
2346 /* If an OFDM rate is used, have it fall back to the
2347 * 1M CCK rates */
2348
2349 if (!(priv->_3945.sta_supp_rates & IWL_OFDM_RATES_MASK) &&
2350 iwl_legacy_is_associated(priv, IWL_RXON_CTX_BSS)) {
2351
2352 index = IWL_FIRST_CCK_RATE;
2353 for (i = IWL_RATE_6M_INDEX_TABLE;
2354 i <= IWL_RATE_54M_INDEX_TABLE; i++)
2355 table[i].next_rate_index =
2356 iwl3945_rates[index].table_rs_index;
2357
2358 index = IWL_RATE_11M_INDEX_TABLE;
2359 /* CCK shouldn't fall back to OFDM... */
2360 table[index].next_rate_index = IWL_RATE_5M_INDEX_TABLE;
2361 }
2362 break;
2363
2364 default:
2365 WARN_ON(1);
2366 break;
2367 }
2368
2369 /* Update the rate scaling for control frame Tx */
2370 rate_cmd.table_id = 0;
2371 rc = iwl_legacy_send_cmd_pdu(priv, REPLY_RATE_SCALE, sizeof(rate_cmd),
2372 &rate_cmd);
2373 if (rc)
2374 return rc;
2375
2376 /* Update the rate scaling for data frame Tx */
2377 rate_cmd.table_id = 1;
2378 return iwl_legacy_send_cmd_pdu(priv, REPLY_RATE_SCALE, sizeof(rate_cmd),
2379 &rate_cmd);
2380}
2381
2382/* Called when initializing driver */
2383int iwl3945_hw_set_hw_params(struct iwl_priv *priv)
2384{
2385 memset((void *)&priv->hw_params, 0,
2386 sizeof(struct iwl_hw_params));
2387
2388 priv->_3945.shared_virt =
2389 dma_alloc_coherent(&priv->pci_dev->dev,
2390 sizeof(struct iwl3945_shared),
2391 &priv->_3945.shared_phys, GFP_KERNEL);
2392 if (!priv->_3945.shared_virt) {
2393 IWL_ERR(priv, "failed to allocate pci memory\n");
2394 return -ENOMEM;
2395 }
2396
2397 /* Assign number of Usable TX queues */
2398 priv->hw_params.max_txq_num = priv->cfg->base_params->num_of_queues;
2399
2400 priv->hw_params.tfd_size = sizeof(struct iwl3945_tfd);
2401 priv->hw_params.rx_page_order = get_order(IWL_RX_BUF_SIZE_3K);
2402 priv->hw_params.max_rxq_size = RX_QUEUE_SIZE;
2403 priv->hw_params.max_rxq_log = RX_QUEUE_SIZE_LOG;
2404 priv->hw_params.max_stations = IWL3945_STATION_COUNT;
2405 priv->contexts[IWL_RXON_CTX_BSS].bcast_sta_id = IWL3945_BROADCAST_ID;
2406
2407 priv->sta_key_max_num = STA_KEY_MAX_NUM;
2408
2409 priv->hw_params.rx_wrt_ptr_reg = FH39_RSCSR_CHNL0_WPTR;
2410 priv->hw_params.max_beacon_itrvl = IWL39_MAX_UCODE_BEACON_INTERVAL;
2411 priv->hw_params.beacon_time_tsf_bits = IWL3945_EXT_BEACON_TIME_POS;
2412
2413 return 0;
2414}
2415
2416unsigned int iwl3945_hw_get_beacon_cmd(struct iwl_priv *priv,
2417 struct iwl3945_frame *frame, u8 rate)
2418{
2419 struct iwl3945_tx_beacon_cmd *tx_beacon_cmd;
2420 unsigned int frame_size;
2421
2422 tx_beacon_cmd = (struct iwl3945_tx_beacon_cmd *)&frame->u;
2423 memset(tx_beacon_cmd, 0, sizeof(*tx_beacon_cmd));
2424
2425 tx_beacon_cmd->tx.sta_id =
2426 priv->contexts[IWL_RXON_CTX_BSS].bcast_sta_id;
2427 tx_beacon_cmd->tx.stop_time.life_time = TX_CMD_LIFE_TIME_INFINITE;
2428
2429 frame_size = iwl3945_fill_beacon_frame(priv,
2430 tx_beacon_cmd->frame,
2431 sizeof(frame->u) - sizeof(*tx_beacon_cmd));
2432
2433 BUG_ON(frame_size > MAX_MPDU_SIZE);
2434 tx_beacon_cmd->tx.len = cpu_to_le16((u16)frame_size);
2435
2436 tx_beacon_cmd->tx.rate = rate;
2437 tx_beacon_cmd->tx.tx_flags = (TX_CMD_FLG_SEQ_CTL_MSK |
2438 TX_CMD_FLG_TSF_MSK);
2439
2440 /* supp_rates[0] == OFDM start at IWL_FIRST_OFDM_RATE*/
2441 tx_beacon_cmd->tx.supp_rates[0] =
2442 (IWL_OFDM_BASIC_RATES_MASK >> IWL_FIRST_OFDM_RATE) & 0xFF;
2443
2444 tx_beacon_cmd->tx.supp_rates[1] =
2445 (IWL_CCK_BASIC_RATES_MASK & 0xF);
2446
2447 return sizeof(struct iwl3945_tx_beacon_cmd) + frame_size;
2448}
2449
2450void iwl3945_hw_rx_handler_setup(struct iwl_priv *priv)
2451{
2452 priv->rx_handlers[REPLY_TX] = iwl3945_rx_reply_tx;
2453 priv->rx_handlers[REPLY_3945_RX] = iwl3945_rx_reply_rx;
2454}
2455
2456void iwl3945_hw_setup_deferred_work(struct iwl_priv *priv)
2457{
2458 INIT_DELAYED_WORK(&priv->_3945.thermal_periodic,
2459 iwl3945_bg_reg_txpower_periodic);
2460}
2461
2462void iwl3945_hw_cancel_deferred_work(struct iwl_priv *priv)
2463{
2464 cancel_delayed_work(&priv->_3945.thermal_periodic);
2465}
2466
2467/* check contents of special bootstrap uCode SRAM */
2468static int iwl3945_verify_bsm(struct iwl_priv *priv)
2469 {
2470 __le32 *image = priv->ucode_boot.v_addr;
2471 u32 len = priv->ucode_boot.len;
2472 u32 reg;
2473 u32 val;
2474
2475 IWL_DEBUG_INFO(priv, "Begin verify bsm\n");
2476
2477 /* verify BSM SRAM contents */
2478 val = iwl_legacy_read_prph(priv, BSM_WR_DWCOUNT_REG);
2479 for (reg = BSM_SRAM_LOWER_BOUND;
2480 reg < BSM_SRAM_LOWER_BOUND + len;
2481 reg += sizeof(u32), image++) {
2482 val = iwl_legacy_read_prph(priv, reg);
2483 if (val != le32_to_cpu(*image)) {
2484 IWL_ERR(priv, "BSM uCode verification failed at "
2485 "addr 0x%08X+%u (of %u), is 0x%x, s/b 0x%x\n",
2486 BSM_SRAM_LOWER_BOUND,
2487 reg - BSM_SRAM_LOWER_BOUND, len,
2488 val, le32_to_cpu(*image));
2489 return -EIO;
2490 }
2491 }
2492
2493 IWL_DEBUG_INFO(priv, "BSM bootstrap uCode image OK\n");
2494
2495 return 0;
2496}
2497
2498
2499/******************************************************************************
2500 *
2501 * EEPROM related functions
2502 *
2503 ******************************************************************************/
2504
2505/*
2506 * Clear the OWNER_MSK, to establish driver (instead of uCode running on
2507 * embedded controller) as EEPROM reader; each read is a series of pulses
2508 * to/from the EEPROM chip, not a single event, so even reads could conflict
2509 * if they weren't arbitrated by some ownership mechanism. Here, the driver
2510 * simply claims ownership, which should be safe when this function is called
2511 * (i.e. before loading uCode!).
2512 */
2513static int iwl3945_eeprom_acquire_semaphore(struct iwl_priv *priv)
2514{
2515 _iwl_legacy_clear_bit(priv, CSR_EEPROM_GP, CSR_EEPROM_GP_IF_OWNER_MSK);
2516 return 0;
2517}
2518
2519
2520static void iwl3945_eeprom_release_semaphore(struct iwl_priv *priv)
2521{
2522 return;
2523}
2524
2525 /**
2526 * iwl3945_load_bsm - Load bootstrap instructions
2527 *
2528 * BSM operation:
2529 *
2530 * The Bootstrap State Machine (BSM) stores a short bootstrap uCode program
2531 * in special SRAM that does not power down during RFKILL. When powering back
2532 * up after power-saving sleeps (or during initial uCode load), the BSM loads
2533 * the bootstrap program into the on-board processor, and starts it.
2534 *
2535 * The bootstrap program loads (via DMA) instructions and data for a new
2536 * program from host DRAM locations indicated by the host driver in the
2537 * BSM_DRAM_* registers. Once the new program is loaded, it starts
2538 * automatically.
2539 *
2540 * When initializing the NIC, the host driver points the BSM to the
2541 * "initialize" uCode image. This uCode sets up some internal data, then
2542 * notifies host via "initialize alive" that it is complete.
2543 *
2544 * The host then replaces the BSM_DRAM_* pointer values to point to the
2545 * normal runtime uCode instructions and a backup uCode data cache buffer
2546 * (filled initially with starting data values for the on-board processor),
2547 * then triggers the "initialize" uCode to load and launch the runtime uCode,
2548 * which begins normal operation.
2549 *
2550 * When doing a power-save shutdown, runtime uCode saves data SRAM into
2551 * the backup data cache in DRAM before SRAM is powered down.
2552 *
2553 * When powering back up, the BSM loads the bootstrap program. This reloads
2554 * the runtime uCode instructions and the backup data cache into SRAM,
2555 * and re-launches the runtime uCode from where it left off.
2556 */
2557static int iwl3945_load_bsm(struct iwl_priv *priv)
2558{
2559 __le32 *image = priv->ucode_boot.v_addr;
2560 u32 len = priv->ucode_boot.len;
2561 dma_addr_t pinst;
2562 dma_addr_t pdata;
2563 u32 inst_len;
2564 u32 data_len;
2565 int rc;
2566 int i;
2567 u32 done;
2568 u32 reg_offset;
2569
2570 IWL_DEBUG_INFO(priv, "Begin load bsm\n");
2571
2572 /* make sure bootstrap program is no larger than BSM's SRAM size */
2573 if (len > IWL39_MAX_BSM_SIZE)
2574 return -EINVAL;
2575
2576 /* Tell bootstrap uCode where to find the "Initialize" uCode
2577 * in host DRAM ... host DRAM physical address bits 31:0 for 3945.
2578 * NOTE: iwl3945_initialize_alive_start() will replace these values,
2579 * after the "initialize" uCode has run, to point to
2580 * runtime/protocol instructions and backup data cache. */
2581 pinst = priv->ucode_init.p_addr;
2582 pdata = priv->ucode_init_data.p_addr;
2583 inst_len = priv->ucode_init.len;
2584 data_len = priv->ucode_init_data.len;
2585
2586 iwl_legacy_write_prph(priv, BSM_DRAM_INST_PTR_REG, pinst);
2587 iwl_legacy_write_prph(priv, BSM_DRAM_DATA_PTR_REG, pdata);
2588 iwl_legacy_write_prph(priv, BSM_DRAM_INST_BYTECOUNT_REG, inst_len);
2589 iwl_legacy_write_prph(priv, BSM_DRAM_DATA_BYTECOUNT_REG, data_len);
2590
2591 /* Fill BSM memory with bootstrap instructions */
2592 for (reg_offset = BSM_SRAM_LOWER_BOUND;
2593 reg_offset < BSM_SRAM_LOWER_BOUND + len;
2594 reg_offset += sizeof(u32), image++)
2595 _iwl_legacy_write_prph(priv, reg_offset,
2596 le32_to_cpu(*image));
2597
2598 rc = iwl3945_verify_bsm(priv);
2599 if (rc)
2600 return rc;
2601
2602 /* Tell BSM to copy from BSM SRAM into instruction SRAM, when asked */
2603 iwl_legacy_write_prph(priv, BSM_WR_MEM_SRC_REG, 0x0);
2604 iwl_legacy_write_prph(priv, BSM_WR_MEM_DST_REG,
2605 IWL39_RTC_INST_LOWER_BOUND);
2606 iwl_legacy_write_prph(priv, BSM_WR_DWCOUNT_REG, len / sizeof(u32));
2607
2608 /* Load bootstrap code into instruction SRAM now,
2609 * to prepare to load "initialize" uCode */
2610 iwl_legacy_write_prph(priv, BSM_WR_CTRL_REG,
2611 BSM_WR_CTRL_REG_BIT_START);
2612
2613 /* Wait for load of bootstrap uCode to finish */
2614 for (i = 0; i < 100; i++) {
2615 done = iwl_legacy_read_prph(priv, BSM_WR_CTRL_REG);
2616 if (!(done & BSM_WR_CTRL_REG_BIT_START))
2617 break;
2618 udelay(10);
2619 }
2620 if (i < 100)
2621 IWL_DEBUG_INFO(priv, "BSM write complete, poll %d iterations\n", i);
2622 else {
2623 IWL_ERR(priv, "BSM write did not complete!\n");
2624 return -EIO;
2625 }
2626
2627 /* Enable future boot loads whenever power management unit triggers it
2628 * (e.g. when powering back up after power-save shutdown) */
2629 iwl_legacy_write_prph(priv, BSM_WR_CTRL_REG,
2630 BSM_WR_CTRL_REG_BIT_START_EN);
2631
2632 return 0;
2633}
2634
2635static struct iwl_hcmd_ops iwl3945_hcmd = {
2636 .rxon_assoc = iwl3945_send_rxon_assoc,
2637 .commit_rxon = iwl3945_commit_rxon,
2638};
2639
2640static struct iwl_lib_ops iwl3945_lib = {
2641 .txq_attach_buf_to_tfd = iwl3945_hw_txq_attach_buf_to_tfd,
2642 .txq_free_tfd = iwl3945_hw_txq_free_tfd,
2643 .txq_init = iwl3945_hw_tx_queue_init,
2644 .load_ucode = iwl3945_load_bsm,
2645 .dump_nic_event_log = iwl3945_dump_nic_event_log,
2646 .dump_nic_error_log = iwl3945_dump_nic_error_log,
2647 .apm_ops = {
2648 .init = iwl3945_apm_init,
2649 .config = iwl3945_nic_config,
2650 },
2651 .eeprom_ops = {
2652 .regulatory_bands = {
2653 EEPROM_REGULATORY_BAND_1_CHANNELS,
2654 EEPROM_REGULATORY_BAND_2_CHANNELS,
2655 EEPROM_REGULATORY_BAND_3_CHANNELS,
2656 EEPROM_REGULATORY_BAND_4_CHANNELS,
2657 EEPROM_REGULATORY_BAND_5_CHANNELS,
2658 EEPROM_REGULATORY_BAND_NO_HT40,
2659 EEPROM_REGULATORY_BAND_NO_HT40,
2660 },
2661 .acquire_semaphore = iwl3945_eeprom_acquire_semaphore,
2662 .release_semaphore = iwl3945_eeprom_release_semaphore,
2663 },
2664 .send_tx_power = iwl3945_send_tx_power,
2665 .is_valid_rtc_data_addr = iwl3945_hw_valid_rtc_data_addr,
2666
2667 .debugfs_ops = {
2668 .rx_stats_read = iwl3945_ucode_rx_stats_read,
2669 .tx_stats_read = iwl3945_ucode_tx_stats_read,
2670 .general_stats_read = iwl3945_ucode_general_stats_read,
2671 },
2672};
2673
2674static const struct iwl_legacy_ops iwl3945_legacy_ops = {
2675 .post_associate = iwl3945_post_associate,
2676 .config_ap = iwl3945_config_ap,
2677 .manage_ibss_station = iwl3945_manage_ibss_station,
2678};
2679
2680static struct iwl_hcmd_utils_ops iwl3945_hcmd_utils = {
2681 .get_hcmd_size = iwl3945_get_hcmd_size,
2682 .build_addsta_hcmd = iwl3945_build_addsta_hcmd,
2683 .request_scan = iwl3945_request_scan,
2684 .post_scan = iwl3945_post_scan,
2685};
2686
2687static const struct iwl_ops iwl3945_ops = {
2688 .lib = &iwl3945_lib,
2689 .hcmd = &iwl3945_hcmd,
2690 .utils = &iwl3945_hcmd_utils,
2691 .led = &iwl3945_led_ops,
2692 .legacy = &iwl3945_legacy_ops,
2693 .ieee80211_ops = &iwl3945_hw_ops,
2694};
2695
2696static struct iwl_base_params iwl3945_base_params = {
2697 .eeprom_size = IWL3945_EEPROM_IMG_SIZE,
2698 .num_of_queues = IWL39_NUM_QUEUES,
2699 .pll_cfg_val = CSR39_ANA_PLL_CFG_VAL,
2700 .set_l0s = false,
2701 .use_bsm = true,
2702 .led_compensation = 64,
2703 .plcp_delta_threshold = IWL_MAX_PLCP_ERR_LONG_THRESHOLD_DEF,
2704 .wd_timeout = IWL_DEF_WD_TIMEOUT,
2705 .max_event_log_size = 512,
2706};
2707
2708static struct iwl_cfg iwl3945_bg_cfg = {
2709 .name = "3945BG",
2710 .fw_name_pre = IWL3945_FW_PRE,
2711 .ucode_api_max = IWL3945_UCODE_API_MAX,
2712 .ucode_api_min = IWL3945_UCODE_API_MIN,
2713 .sku = IWL_SKU_G,
2714 .eeprom_ver = EEPROM_3945_EEPROM_VERSION,
2715 .ops = &iwl3945_ops,
2716 .mod_params = &iwl3945_mod_params,
2717 .base_params = &iwl3945_base_params,
2718 .led_mode = IWL_LED_BLINK,
2719};
2720
2721static struct iwl_cfg iwl3945_abg_cfg = {
2722 .name = "3945ABG",
2723 .fw_name_pre = IWL3945_FW_PRE,
2724 .ucode_api_max = IWL3945_UCODE_API_MAX,
2725 .ucode_api_min = IWL3945_UCODE_API_MIN,
2726 .sku = IWL_SKU_A|IWL_SKU_G,
2727 .eeprom_ver = EEPROM_3945_EEPROM_VERSION,
2728 .ops = &iwl3945_ops,
2729 .mod_params = &iwl3945_mod_params,
2730 .base_params = &iwl3945_base_params,
2731 .led_mode = IWL_LED_BLINK,
2732};
2733
2734DEFINE_PCI_DEVICE_TABLE(iwl3945_hw_card_ids) = {
2735 {IWL_PCI_DEVICE(0x4222, 0x1005, iwl3945_bg_cfg)},
2736 {IWL_PCI_DEVICE(0x4222, 0x1034, iwl3945_bg_cfg)},
2737 {IWL_PCI_DEVICE(0x4222, 0x1044, iwl3945_bg_cfg)},
2738 {IWL_PCI_DEVICE(0x4227, 0x1014, iwl3945_bg_cfg)},
2739 {IWL_PCI_DEVICE(0x4222, PCI_ANY_ID, iwl3945_abg_cfg)},
2740 {IWL_PCI_DEVICE(0x4227, PCI_ANY_ID, iwl3945_abg_cfg)},
2741 {0}
2742};
2743
2744MODULE_DEVICE_TABLE(pci, iwl3945_hw_card_ids);
generated by cgit v1.2.2 (git 2.25.0) at 2024-11-11 20:47:47 -0500