aboutsummaryrefslogtreecommitdiffstats
path: root/drivers/net/wireless/ath
diff options
context:
space:
mode:
Diffstat (limited to 'drivers/net/wireless/ath')
-rw-r--r--drivers/net/wireless/ath/ath9k/pci.c8
1 files changed, 4 insertions, 4 deletions
diff --git a/drivers/net/wireless/ath/ath9k/pci.c b/drivers/net/wireless/ath/ath9k/pci.c
index 8e9b826f878b..7ae73fbd9136 100644
--- a/drivers/net/wireless/ath/ath9k/pci.c
+++ b/drivers/net/wireless/ath/ath9k/pci.c
@@ -114,23 +114,23 @@ static void ath_pci_aspm_init(struct ath_common *common)
114 114
115 if ((ath9k_hw_get_btcoex_scheme(ah) != ATH_BTCOEX_CFG_NONE) && 115 if ((ath9k_hw_get_btcoex_scheme(ah) != ATH_BTCOEX_CFG_NONE) &&
116 (AR_SREV_9285(ah))) { 116 (AR_SREV_9285(ah))) {
117 /* Bluetooth coexistance requires disabling ASPM. */ 117 /* Bluetooth coexistence requires disabling ASPM. */
118 pcie_capability_clear_word(pdev, PCI_EXP_LNKCTL, 118 pcie_capability_clear_word(pdev, PCI_EXP_LNKCTL,
119 PCIE_LINK_STATE_L0S | PCIE_LINK_STATE_L1); 119 PCI_EXP_LNKCTL_ASPM_L0S | PCI_EXP_LNKCTL_ASPM_L1);
120 120
121 /* 121 /*
122 * Both upstream and downstream PCIe components should 122 * Both upstream and downstream PCIe components should
123 * have the same ASPM settings. 123 * have the same ASPM settings.
124 */ 124 */
125 pcie_capability_clear_word(parent, PCI_EXP_LNKCTL, 125 pcie_capability_clear_word(parent, PCI_EXP_LNKCTL,
126 PCIE_LINK_STATE_L0S | PCIE_LINK_STATE_L1); 126 PCI_EXP_LNKCTL_ASPM_L0S | PCI_EXP_LNKCTL_ASPM_L1);
127 127
128 ath_info(common, "Disabling ASPM since BTCOEX is enabled\n"); 128 ath_info(common, "Disabling ASPM since BTCOEX is enabled\n");
129 return; 129 return;
130 } 130 }
131 131
132 pcie_capability_read_word(parent, PCI_EXP_LNKCTL, &aspm); 132 pcie_capability_read_word(parent, PCI_EXP_LNKCTL, &aspm);
133 if (aspm & (PCIE_LINK_STATE_L0S | PCIE_LINK_STATE_L1)) { 133 if (aspm & (PCI_EXP_LNKCTL_ASPM_L0S | PCI_EXP_LNKCTL_ASPM_L1)) {
134 ah->aspm_enabled = true; 134 ah->aspm_enabled = true;
135 /* Initialize PCIe PM and SERDES registers. */ 135 /* Initialize PCIe PM and SERDES registers. */
136 ath9k_hw_configpcipowersave(ah, false); 136 ath9k_hw_configpcipowersave(ah, false);