aboutsummaryrefslogtreecommitdiffstats
path: root/drivers/net/wireless/ath/ath9k/reg.h
diff options
context:
space:
mode:
Diffstat (limited to 'drivers/net/wireless/ath/ath9k/reg.h')
-rw-r--r--drivers/net/wireless/ath/ath9k/reg.h17
1 files changed, 17 insertions, 0 deletions
diff --git a/drivers/net/wireless/ath/ath9k/reg.h b/drivers/net/wireless/ath/ath9k/reg.h
index 4df5659c6c16..b262e98709de 100644
--- a/drivers/net/wireless/ath/ath9k/reg.h
+++ b/drivers/net/wireless/ath/ath9k/reg.h
@@ -1083,6 +1083,17 @@ enum {
1083#define AR_ENT_OTP 0x40d8 1083#define AR_ENT_OTP 0x40d8
1084#define AR_ENT_OTP_CHAIN2_DISABLE 0x00020000 1084#define AR_ENT_OTP_CHAIN2_DISABLE 0x00020000
1085#define AR_ENT_OTP_MPSD 0x00800000 1085#define AR_ENT_OTP_MPSD 0x00800000
1086#define AR_CH0_BB_DPLL2 0x16184
1087#define AR_CH0_BB_DPLL3 0x16188
1088#define AR_CH0_DDR_DPLL2 0x16244
1089#define AR_CH0_DDR_DPLL3 0x16248
1090#define AR_CH0_DPLL2_KD 0x03F80000
1091#define AR_CH0_DPLL2_KD_S 19
1092#define AR_CH0_DPLL2_KI 0x3C000000
1093#define AR_CH0_DPLL2_KI_S 26
1094#define AR_CH0_DPLL3_PHASE_SHIFT 0x3F800000
1095#define AR_CH0_DPLL3_PHASE_SHIFT_S 23
1096#define AR_PHY_CCA_NOM_VAL_2GHZ -118
1086 1097
1087#define AR_RTC_9300_PLL_DIV 0x000003ff 1098#define AR_RTC_9300_PLL_DIV 0x000003ff
1088#define AR_RTC_9300_PLL_DIV_S 0 1099#define AR_RTC_9300_PLL_DIV_S 0
@@ -1129,6 +1140,12 @@ enum {
1129#define AR_RTC_PLL_CLKSEL 0x00000300 1140#define AR_RTC_PLL_CLKSEL 0x00000300
1130#define AR_RTC_PLL_CLKSEL_S 8 1141#define AR_RTC_PLL_CLKSEL_S 8
1131 1142
1143#define PLL3 0x16188
1144#define PLL3_DO_MEAS_MASK 0x40000000
1145#define PLL4 0x1618c
1146#define PLL4_MEAS_DONE 0x8
1147#define SQSUM_DVC_MASK 0x007ffff8
1148
1132#define AR_RTC_RESET \ 1149#define AR_RTC_RESET \
1133 ((AR_SREV_9100(ah)) ? (AR_RTC_BASE + 0x0040) : 0x7040) 1150 ((AR_SREV_9100(ah)) ? (AR_RTC_BASE + 0x0040) : 0x7040)
1134#define AR_RTC_RESET_EN (0x00000001) 1151#define AR_RTC_RESET_EN (0x00000001)