aboutsummaryrefslogtreecommitdiffstats
path: root/drivers/net/tg3.h
diff options
context:
space:
mode:
Diffstat (limited to 'drivers/net/tg3.h')
-rw-r--r--drivers/net/tg3.h17
1 files changed, 10 insertions, 7 deletions
diff --git a/drivers/net/tg3.h b/drivers/net/tg3.h
index dd331f8d3f7a..b9382f18b631 100644
--- a/drivers/net/tg3.h
+++ b/drivers/net/tg3.h
@@ -2194,19 +2194,22 @@
2194 2194
2195#define MII_TG3_AUX_CTRL 0x18 /* auxiliary control register */ 2195#define MII_TG3_AUX_CTRL 0x18 /* auxiliary control register */
2196 2196
2197#define MII_TG3_AUXCTL_SHDWSEL_AUXCTL 0x0000
2198#define MII_TG3_AUXCTL_ACTL_TX_6DB 0x0400
2199#define MII_TG3_AUXCTL_ACTL_SMDSP_ENA 0x0800
2200
2201#define MII_TG3_AUXCTL_SHDWSEL_PWRCTL 0x0002
2197#define MII_TG3_AUXCTL_PCTL_100TX_LPWR 0x0010 2202#define MII_TG3_AUXCTL_PCTL_100TX_LPWR 0x0010
2198#define MII_TG3_AUXCTL_PCTL_SPR_ISOLATE 0x0020 2203#define MII_TG3_AUXCTL_PCTL_SPR_ISOLATE 0x0020
2199#define MII_TG3_AUXCTL_PCTL_VREG_11V 0x0180 2204#define MII_TG3_AUXCTL_PCTL_VREG_11V 0x0180
2200#define MII_TG3_AUXCTL_SHDWSEL_PWRCTL 0x0002
2201 2205
2202#define MII_TG3_AUXCTL_MISC_WREN 0x8000 2206#define MII_TG3_AUXCTL_SHDWSEL_MISCTEST 0x0004
2203#define MII_TG3_AUXCTL_MISC_FORCE_AMDIX 0x0200 2207
2204#define MII_TG3_AUXCTL_MISC_RDSEL_MISC 0x7000
2205#define MII_TG3_AUXCTL_SHDWSEL_MISC 0x0007 2208#define MII_TG3_AUXCTL_SHDWSEL_MISC 0x0007
2209#define MII_TG3_AUXCTL_MISC_FORCE_AMDIX 0x0200
2210#define MII_TG3_AUXCTL_MISC_RDSEL_SHIFT 12
2211#define MII_TG3_AUXCTL_MISC_WREN 0x8000
2206 2212
2207#define MII_TG3_AUXCTL_ACTL_SMDSP_ENA 0x0800
2208#define MII_TG3_AUXCTL_ACTL_TX_6DB 0x0400
2209#define MII_TG3_AUXCTL_SHDWSEL_AUXCTL 0x0000
2210 2213
2211#define MII_TG3_AUX_STAT 0x19 /* auxiliary status register */ 2214#define MII_TG3_AUX_STAT 0x19 /* auxiliary status register */
2212#define MII_TG3_AUX_STAT_LPASS 0x0004 2215#define MII_TG3_AUX_STAT_LPASS 0x0004