aboutsummaryrefslogtreecommitdiffstats
path: root/drivers/net/cxgb3/regs.h
diff options
context:
space:
mode:
Diffstat (limited to 'drivers/net/cxgb3/regs.h')
-rw-r--r--drivers/net/cxgb3/regs.h248
1 files changed, 245 insertions, 3 deletions
diff --git a/drivers/net/cxgb3/regs.h b/drivers/net/cxgb3/regs.h
index 70e1961acee1..02dbbb300929 100644
--- a/drivers/net/cxgb3/regs.h
+++ b/drivers/net/cxgb3/regs.h
@@ -1,5 +1,17 @@
1#define A_SG_CONTROL 0x0 1#define A_SG_CONTROL 0x0
2 2
3#define S_CONGMODE 29
4#define V_CONGMODE(x) ((x) << S_CONGMODE)
5#define F_CONGMODE V_CONGMODE(1U)
6
7#define S_TNLFLMODE 28
8#define V_TNLFLMODE(x) ((x) << S_TNLFLMODE)
9#define F_TNLFLMODE V_TNLFLMODE(1U)
10
11#define S_FATLPERREN 27
12#define V_FATLPERREN(x) ((x) << S_FATLPERREN)
13#define F_FATLPERREN V_FATLPERREN(1U)
14
3#define S_DROPPKT 20 15#define S_DROPPKT 20
4#define V_DROPPKT(x) ((x) << S_DROPPKT) 16#define V_DROPPKT(x) ((x) << S_DROPPKT)
5#define F_DROPPKT V_DROPPKT(1U) 17#define F_DROPPKT V_DROPPKT(1U)
@@ -172,6 +184,64 @@
172 184
173#define A_SG_INT_CAUSE 0x5c 185#define A_SG_INT_CAUSE 0x5c
174 186
187#define S_HIRCQPARITYERROR 31
188#define V_HIRCQPARITYERROR(x) ((x) << S_HIRCQPARITYERROR)
189#define F_HIRCQPARITYERROR V_HIRCQPARITYERROR(1U)
190
191#define S_LORCQPARITYERROR 30
192#define V_LORCQPARITYERROR(x) ((x) << S_LORCQPARITYERROR)
193#define F_LORCQPARITYERROR V_LORCQPARITYERROR(1U)
194
195#define S_HIDRBPARITYERROR 29
196#define V_HIDRBPARITYERROR(x) ((x) << S_HIDRBPARITYERROR)
197#define F_HIDRBPARITYERROR V_HIDRBPARITYERROR(1U)
198
199#define S_LODRBPARITYERROR 28
200#define V_LODRBPARITYERROR(x) ((x) << S_LODRBPARITYERROR)
201#define F_LODRBPARITYERROR V_LODRBPARITYERROR(1U)
202
203#define S_FLPARITYERROR 22
204#define M_FLPARITYERROR 0x3f
205#define V_FLPARITYERROR(x) ((x) << S_FLPARITYERROR)
206#define G_FLPARITYERROR(x) (((x) >> S_FLPARITYERROR) & M_FLPARITYERROR)
207
208#define S_ITPARITYERROR 20
209#define M_ITPARITYERROR 0x3
210#define V_ITPARITYERROR(x) ((x) << S_ITPARITYERROR)
211#define G_ITPARITYERROR(x) (((x) >> S_ITPARITYERROR) & M_ITPARITYERROR)
212
213#define S_IRPARITYERROR 19
214#define V_IRPARITYERROR(x) ((x) << S_IRPARITYERROR)
215#define F_IRPARITYERROR V_IRPARITYERROR(1U)
216
217#define S_RCPARITYERROR 18
218#define V_RCPARITYERROR(x) ((x) << S_RCPARITYERROR)
219#define F_RCPARITYERROR V_RCPARITYERROR(1U)
220
221#define S_OCPARITYERROR 17
222#define V_OCPARITYERROR(x) ((x) << S_OCPARITYERROR)
223#define F_OCPARITYERROR V_OCPARITYERROR(1U)
224
225#define S_CPPARITYERROR 16
226#define V_CPPARITYERROR(x) ((x) << S_CPPARITYERROR)
227#define F_CPPARITYERROR V_CPPARITYERROR(1U)
228
229#define S_R_REQ_FRAMINGERROR 15
230#define V_R_REQ_FRAMINGERROR(x) ((x) << S_R_REQ_FRAMINGERROR)
231#define F_R_REQ_FRAMINGERROR V_R_REQ_FRAMINGERROR(1U)
232
233#define S_UC_REQ_FRAMINGERROR 14
234#define V_UC_REQ_FRAMINGERROR(x) ((x) << S_UC_REQ_FRAMINGERROR)
235#define F_UC_REQ_FRAMINGERROR V_UC_REQ_FRAMINGERROR(1U)
236
237#define S_HICTLDRBDROPERR 13
238#define V_HICTLDRBDROPERR(x) ((x) << S_HICTLDRBDROPERR)
239#define F_HICTLDRBDROPERR V_HICTLDRBDROPERR(1U)
240
241#define S_LOCTLDRBDROPERR 12
242#define V_LOCTLDRBDROPERR(x) ((x) << S_LOCTLDRBDROPERR)
243#define F_LOCTLDRBDROPERR V_LOCTLDRBDROPERR(1U)
244
175#define S_HIPIODRBDROPERR 11 245#define S_HIPIODRBDROPERR 11
176#define V_HIPIODRBDROPERR(x) ((x) << S_HIPIODRBDROPERR) 246#define V_HIPIODRBDROPERR(x) ((x) << S_HIPIODRBDROPERR)
177#define F_HIPIODRBDROPERR V_HIPIODRBDROPERR(1U) 247#define F_HIPIODRBDROPERR V_HIPIODRBDROPERR(1U)
@@ -286,6 +356,10 @@
286 356
287#define A_PCIX_CFG 0x88 357#define A_PCIX_CFG 0x88
288 358
359#define S_DMASTOPEN 19
360#define V_DMASTOPEN(x) ((x) << S_DMASTOPEN)
361#define F_DMASTOPEN V_DMASTOPEN(1U)
362
289#define S_CLIDECEN 18 363#define S_CLIDECEN 18
290#define V_CLIDECEN(x) ((x) << S_CLIDECEN) 364#define V_CLIDECEN(x) ((x) << S_CLIDECEN)
291#define F_CLIDECEN V_CLIDECEN(1U) 365#define F_CLIDECEN V_CLIDECEN(1U)
@@ -313,6 +387,22 @@
313 387
314#define V_BISTERR(x) ((x) << S_BISTERR) 388#define V_BISTERR(x) ((x) << S_BISTERR)
315 389
390#define S_TXPARERR 18
391#define V_TXPARERR(x) ((x) << S_TXPARERR)
392#define F_TXPARERR V_TXPARERR(1U)
393
394#define S_RXPARERR 17
395#define V_RXPARERR(x) ((x) << S_RXPARERR)
396#define F_RXPARERR V_RXPARERR(1U)
397
398#define S_RETRYLUTPARERR 16
399#define V_RETRYLUTPARERR(x) ((x) << S_RETRYLUTPARERR)
400#define F_RETRYLUTPARERR V_RETRYLUTPARERR(1U)
401
402#define S_RETRYBUFPARERR 15
403#define V_RETRYBUFPARERR(x) ((x) << S_RETRYBUFPARERR)
404#define F_RETRYBUFPARERR V_RETRYBUFPARERR(1U)
405
316#define S_PCIE_MSIXPARERR 12 406#define S_PCIE_MSIXPARERR 12
317#define M_PCIE_MSIXPARERR 0x7 407#define M_PCIE_MSIXPARERR 0x7
318 408
@@ -348,6 +438,10 @@
348 438
349#define A_PCIE_INT_CAUSE 0x84 439#define A_PCIE_INT_CAUSE 0x84
350 440
441#define S_PCIE_DMASTOPEN 24
442#define V_PCIE_DMASTOPEN(x) ((x) << S_PCIE_DMASTOPEN)
443#define F_PCIE_DMASTOPEN V_PCIE_DMASTOPEN(1U)
444
351#define A_PCIE_CFG 0x88 445#define A_PCIE_CFG 0x88
352 446
353#define S_PCIE_CLIDECEN 16 447#define S_PCIE_CLIDECEN 16
@@ -741,6 +835,54 @@
741 835
742#define A_CIM_HOST_INT_ENABLE 0x298 836#define A_CIM_HOST_INT_ENABLE 0x298
743 837
838#define S_DTAGPARERR 28
839#define V_DTAGPARERR(x) ((x) << S_DTAGPARERR)
840#define F_DTAGPARERR V_DTAGPARERR(1U)
841
842#define S_ITAGPARERR 27
843#define V_ITAGPARERR(x) ((x) << S_ITAGPARERR)
844#define F_ITAGPARERR V_ITAGPARERR(1U)
845
846#define S_IBQTPPARERR 26
847#define V_IBQTPPARERR(x) ((x) << S_IBQTPPARERR)
848#define F_IBQTPPARERR V_IBQTPPARERR(1U)
849
850#define S_IBQULPPARERR 25
851#define V_IBQULPPARERR(x) ((x) << S_IBQULPPARERR)
852#define F_IBQULPPARERR V_IBQULPPARERR(1U)
853
854#define S_IBQSGEHIPARERR 24
855#define V_IBQSGEHIPARERR(x) ((x) << S_IBQSGEHIPARERR)
856#define F_IBQSGEHIPARERR V_IBQSGEHIPARERR(1U)
857
858#define S_IBQSGELOPARERR 23
859#define V_IBQSGELOPARERR(x) ((x) << S_IBQSGELOPARERR)
860#define F_IBQSGELOPARERR V_IBQSGELOPARERR(1U)
861
862#define S_OBQULPLOPARERR 22
863#define V_OBQULPLOPARERR(x) ((x) << S_OBQULPLOPARERR)
864#define F_OBQULPLOPARERR V_OBQULPLOPARERR(1U)
865
866#define S_OBQULPHIPARERR 21
867#define V_OBQULPHIPARERR(x) ((x) << S_OBQULPHIPARERR)
868#define F_OBQULPHIPARERR V_OBQULPHIPARERR(1U)
869
870#define S_OBQSGEPARERR 20
871#define V_OBQSGEPARERR(x) ((x) << S_OBQSGEPARERR)
872#define F_OBQSGEPARERR V_OBQSGEPARERR(1U)
873
874#define S_DCACHEPARERR 19
875#define V_DCACHEPARERR(x) ((x) << S_DCACHEPARERR)
876#define F_DCACHEPARERR V_DCACHEPARERR(1U)
877
878#define S_ICACHEPARERR 18
879#define V_ICACHEPARERR(x) ((x) << S_ICACHEPARERR)
880#define F_ICACHEPARERR V_ICACHEPARERR(1U)
881
882#define S_DRAMPARERR 17
883#define V_DRAMPARERR(x) ((x) << S_DRAMPARERR)
884#define F_DRAMPARERR V_DRAMPARERR(1U)
885
744#define A_CIM_HOST_INT_CAUSE 0x29c 886#define A_CIM_HOST_INT_CAUSE 0x29c
745 887
746#define S_BLKWRPLINT 12 888#define S_BLKWRPLINT 12
@@ -799,8 +941,42 @@
799 941
800#define A_CIM_HOST_ACC_DATA 0x2b4 942#define A_CIM_HOST_ACC_DATA 0x2b4
801 943
944#define A_CIM_IBQ_DBG_CFG 0x2c0
945
946#define S_IBQDBGADDR 16
947#define M_IBQDBGADDR 0x1ff
948#define V_IBQDBGADDR(x) ((x) << S_IBQDBGADDR)
949#define G_IBQDBGADDR(x) (((x) >> S_IBQDBGADDR) & M_IBQDBGADDR)
950
951#define S_IBQDBGQID 3
952#define M_IBQDBGQID 0x3
953#define V_IBQDBGQID(x) ((x) << S_IBQDBGQID)
954#define G_IBQDBGQID(x) (((x) >> S_IBQDBGQID) & M_IBQDBGQID)
955
956#define S_IBQDBGWR 2
957#define V_IBQDBGWR(x) ((x) << S_IBQDBGWR)
958#define F_IBQDBGWR V_IBQDBGWR(1U)
959
960#define S_IBQDBGBUSY 1
961#define V_IBQDBGBUSY(x) ((x) << S_IBQDBGBUSY)
962#define F_IBQDBGBUSY V_IBQDBGBUSY(1U)
963
964#define S_IBQDBGEN 0
965#define V_IBQDBGEN(x) ((x) << S_IBQDBGEN)
966#define F_IBQDBGEN V_IBQDBGEN(1U)
967
968#define A_CIM_IBQ_DBG_DATA 0x2c8
969
802#define A_TP_IN_CONFIG 0x300 970#define A_TP_IN_CONFIG 0x300
803 971
972#define S_RXFBARBPRIO 25
973#define V_RXFBARBPRIO(x) ((x) << S_RXFBARBPRIO)
974#define F_RXFBARBPRIO V_RXFBARBPRIO(1U)
975
976#define S_TXFBARBPRIO 24
977#define V_TXFBARBPRIO(x) ((x) << S_TXFBARBPRIO)
978#define F_TXFBARBPRIO V_TXFBARBPRIO(1U)
979
804#define S_NICMODE 14 980#define S_NICMODE 14
805#define V_NICMODE(x) ((x) << S_NICMODE) 981#define V_NICMODE(x) ((x) << S_NICMODE)
806#define F_NICMODE V_NICMODE(1U) 982#define F_NICMODE V_NICMODE(1U)
@@ -973,6 +1149,22 @@
973 1149
974#define A_TP_PC_CONFIG2 0x34c 1150#define A_TP_PC_CONFIG2 0x34c
975 1151
1152#define S_DISBLEDAPARBIT0 15
1153#define V_DISBLEDAPARBIT0(x) ((x) << S_DISBLEDAPARBIT0)
1154#define F_DISBLEDAPARBIT0 V_DISBLEDAPARBIT0(1U)
1155
1156#define S_ENABLEARPMISS 13
1157#define V_ENABLEARPMISS(x) ((x) << S_ENABLEARPMISS)
1158#define F_ENABLEARPMISS V_ENABLEARPMISS(1U)
1159
1160#define S_ENABLENONOFDTNLSYN 12
1161#define V_ENABLENONOFDTNLSYN(x) ((x) << S_ENABLENONOFDTNLSYN)
1162#define F_ENABLENONOFDTNLSYN V_ENABLENONOFDTNLSYN(1U)
1163
1164#define S_ENABLEIPV6RSS 11
1165#define V_ENABLEIPV6RSS(x) ((x) << S_ENABLEIPV6RSS)
1166#define F_ENABLEIPV6RSS V_ENABLEIPV6RSS(1U)
1167
976#define S_CHDRAFULL 4 1168#define S_CHDRAFULL 4
977#define V_CHDRAFULL(x) ((x) << S_CHDRAFULL) 1169#define V_CHDRAFULL(x) ((x) << S_CHDRAFULL)
978#define F_CHDRAFULL V_CHDRAFULL(1U) 1170#define F_CHDRAFULL V_CHDRAFULL(1U)
@@ -1024,6 +1216,12 @@
1024 1216
1025#define A_TP_PARA_REG4 0x370 1217#define A_TP_PARA_REG4 0x370
1026 1218
1219#define A_TP_PARA_REG5 0x374
1220
1221#define S_RXDDPOFFINIT 3
1222#define V_RXDDPOFFINIT(x) ((x) << S_RXDDPOFFINIT)
1223#define F_RXDDPOFFINIT V_RXDDPOFFINIT(1U)
1224
1027#define A_TP_PARA_REG6 0x378 1225#define A_TP_PARA_REG6 0x378
1028 1226
1029#define S_T3A_ENABLEESND 13 1227#define S_T3A_ENABLEESND 13
@@ -1144,6 +1342,10 @@
1144#define V_TNLLKPEN(x) ((x) << S_TNLLKPEN) 1342#define V_TNLLKPEN(x) ((x) << S_TNLLKPEN)
1145#define F_TNLLKPEN V_TNLLKPEN(1U) 1343#define F_TNLLKPEN V_TNLLKPEN(1U)
1146 1344
1345#define S_RRCPLMAPEN 7
1346#define V_RRCPLMAPEN(x) ((x) << S_RRCPLMAPEN)
1347#define F_RRCPLMAPEN V_RRCPLMAPEN(1U)
1348
1147#define S_RRCPLCPUSIZE 4 1349#define S_RRCPLCPUSIZE 4
1148#define M_RRCPLCPUSIZE 0x7 1350#define M_RRCPLCPUSIZE 0x7
1149#define V_RRCPLCPUSIZE(x) ((x) << S_RRCPLCPUSIZE) 1351#define V_RRCPLCPUSIZE(x) ((x) << S_RRCPLCPUSIZE)
@@ -1216,6 +1418,14 @@
1216#define V_FLMRXFLSTEMPTY(x) ((x) << S_FLMRXFLSTEMPTY) 1418#define V_FLMRXFLSTEMPTY(x) ((x) << S_FLMRXFLSTEMPTY)
1217#define F_FLMRXFLSTEMPTY V_FLMRXFLSTEMPTY(1U) 1419#define F_FLMRXFLSTEMPTY V_FLMRXFLSTEMPTY(1U)
1218 1420
1421#define S_ARPLUTPERR 26
1422#define V_ARPLUTPERR(x) ((x) << S_ARPLUTPERR)
1423#define F_ARPLUTPERR V_ARPLUTPERR(1U)
1424
1425#define S_CMCACHEPERR 24
1426#define V_CMCACHEPERR(x) ((x) << S_CMCACHEPERR)
1427#define F_CMCACHEPERR V_CMCACHEPERR(1U)
1428
1219#define A_TP_INT_CAUSE 0x474 1429#define A_TP_INT_CAUSE 0x474
1220 1430
1221#define A_TP_TX_MOD_Q1_Q0_RATE_LIMIT 0x8 1431#define A_TP_TX_MOD_Q1_Q0_RATE_LIMIT 0x8
@@ -1259,9 +1469,37 @@
1259 1469
1260#define A_ULPRX_INT_ENABLE 0x504 1470#define A_ULPRX_INT_ENABLE 0x504
1261 1471
1262#define S_PARERR 0 1472#define S_DATASELFRAMEERR0 7
1263#define V_PARERR(x) ((x) << S_PARERR) 1473#define V_DATASELFRAMEERR0(x) ((x) << S_DATASELFRAMEERR0)
1264#define F_PARERR V_PARERR(1U) 1474#define F_DATASELFRAMEERR0 V_DATASELFRAMEERR0(1U)
1475
1476#define S_DATASELFRAMEERR1 6
1477#define V_DATASELFRAMEERR1(x) ((x) << S_DATASELFRAMEERR1)
1478#define F_DATASELFRAMEERR1 V_DATASELFRAMEERR1(1U)
1479
1480#define S_PCMDMUXPERR 5
1481#define V_PCMDMUXPERR(x) ((x) << S_PCMDMUXPERR)
1482#define F_PCMDMUXPERR V_PCMDMUXPERR(1U)
1483
1484#define S_ARBFPERR 4
1485#define V_ARBFPERR(x) ((x) << S_ARBFPERR)
1486#define F_ARBFPERR V_ARBFPERR(1U)
1487
1488#define S_ARBPF0PERR 3
1489#define V_ARBPF0PERR(x) ((x) << S_ARBPF0PERR)
1490#define F_ARBPF0PERR V_ARBPF0PERR(1U)
1491
1492#define S_ARBPF1PERR 2
1493#define V_ARBPF1PERR(x) ((x) << S_ARBPF1PERR)
1494#define F_ARBPF1PERR V_ARBPF1PERR(1U)
1495
1496#define S_PARERRPCMD 1
1497#define V_PARERRPCMD(x) ((x) << S_PARERRPCMD)
1498#define F_PARERRPCMD V_PARERRPCMD(1U)
1499
1500#define S_PARERRDATA 0
1501#define V_PARERRDATA(x) ((x) << S_PARERRDATA)
1502#define F_PARERRDATA V_PARERRDATA(1U)
1265 1503
1266#define A_ULPRX_INT_CAUSE 0x508 1504#define A_ULPRX_INT_CAUSE 0x508
1267 1505
@@ -1559,6 +1797,10 @@
1559 1797
1560#define A_CPL_INTR_ENABLE 0x650 1798#define A_CPL_INTR_ENABLE 0x650
1561 1799
1800#define S_CIM_OP_MAP_PERR 5
1801#define V_CIM_OP_MAP_PERR(x) ((x) << S_CIM_OP_MAP_PERR)
1802#define F_CIM_OP_MAP_PERR V_CIM_OP_MAP_PERR(1U)
1803
1562#define S_CIM_OVFL_ERROR 4 1804#define S_CIM_OVFL_ERROR 4
1563#define V_CIM_OVFL_ERROR(x) ((x) << S_CIM_OVFL_ERROR) 1805#define V_CIM_OVFL_ERROR(x) ((x) << S_CIM_OVFL_ERROR)
1564#define F_CIM_OVFL_ERROR V_CIM_OVFL_ERROR(1U) 1806#define F_CIM_OVFL_ERROR V_CIM_OVFL_ERROR(1U)