aboutsummaryrefslogtreecommitdiffstats
path: root/drivers/ide/ns87415.c
diff options
context:
space:
mode:
Diffstat (limited to 'drivers/ide/ns87415.c')
-rw-r--r--drivers/ide/ns87415.c366
1 files changed, 366 insertions, 0 deletions
diff --git a/drivers/ide/ns87415.c b/drivers/ide/ns87415.c
new file mode 100644
index 000000000000..13789060f407
--- /dev/null
+++ b/drivers/ide/ns87415.c
@@ -0,0 +1,366 @@
1/*
2 * Copyright (C) 1997-1998 Mark Lord <mlord@pobox.com>
3 * Copyright (C) 1998 Eddie C. Dost <ecd@skynet.be>
4 * Copyright (C) 1999-2000 Andre Hedrick <andre@linux-ide.org>
5 * Copyright (C) 2004 Grant Grundler <grundler at parisc-linux.org>
6 *
7 * Inspired by an earlier effort from David S. Miller <davem@redhat.com>
8 */
9
10#include <linux/module.h>
11#include <linux/types.h>
12#include <linux/kernel.h>
13#include <linux/interrupt.h>
14#include <linux/pci.h>
15#include <linux/delay.h>
16#include <linux/ide.h>
17#include <linux/init.h>
18
19#include <asm/io.h>
20
21#define DRV_NAME "ns87415"
22
23#ifdef CONFIG_SUPERIO
24/* SUPERIO 87560 is a PoS chip that NatSem denies exists.
25 * Unfortunately, it's built-in on all Astro-based PA-RISC workstations
26 * which use the integrated NS87514 cell for CD-ROM support.
27 * i.e we have to support for CD-ROM installs.
28 * See drivers/parisc/superio.c for more gory details.
29 */
30#include <asm/superio.h>
31
32#define SUPERIO_IDE_MAX_RETRIES 25
33
34/* Because of a defect in Super I/O, all reads of the PCI DMA status
35 * registers, IDE status register and the IDE select register need to be
36 * retried
37 */
38static u8 superio_ide_inb (unsigned long port)
39{
40 u8 tmp;
41 int retries = SUPERIO_IDE_MAX_RETRIES;
42
43 /* printk(" [ reading port 0x%x with retry ] ", port); */
44
45 do {
46 tmp = inb(port);
47 if (tmp == 0)
48 udelay(50);
49 } while (tmp == 0 && retries-- > 0);
50
51 return tmp;
52}
53
54static u8 superio_read_status(ide_hwif_t *hwif)
55{
56 return superio_ide_inb(hwif->io_ports.status_addr);
57}
58
59static u8 superio_read_sff_dma_status(ide_hwif_t *hwif)
60{
61 return superio_ide_inb(hwif->dma_base + ATA_DMA_STATUS);
62}
63
64static void superio_tf_read(ide_drive_t *drive, ide_task_t *task)
65{
66 struct ide_io_ports *io_ports = &drive->hwif->io_ports;
67 struct ide_taskfile *tf = &task->tf;
68
69 if (task->tf_flags & IDE_TFLAG_IN_DATA) {
70 u16 data = inw(io_ports->data_addr);
71
72 tf->data = data & 0xff;
73 tf->hob_data = (data >> 8) & 0xff;
74 }
75
76 /* be sure we're looking at the low order bits */
77 outb(ATA_DEVCTL_OBS & ~0x80, io_ports->ctl_addr);
78
79 if (task->tf_flags & IDE_TFLAG_IN_FEATURE)
80 tf->feature = inb(io_ports->feature_addr);
81 if (task->tf_flags & IDE_TFLAG_IN_NSECT)
82 tf->nsect = inb(io_ports->nsect_addr);
83 if (task->tf_flags & IDE_TFLAG_IN_LBAL)
84 tf->lbal = inb(io_ports->lbal_addr);
85 if (task->tf_flags & IDE_TFLAG_IN_LBAM)
86 tf->lbam = inb(io_ports->lbam_addr);
87 if (task->tf_flags & IDE_TFLAG_IN_LBAH)
88 tf->lbah = inb(io_ports->lbah_addr);
89 if (task->tf_flags & IDE_TFLAG_IN_DEVICE)
90 tf->device = superio_ide_inb(io_ports->device_addr);
91
92 if (task->tf_flags & IDE_TFLAG_LBA48) {
93 outb(ATA_DEVCTL_OBS | 0x80, io_ports->ctl_addr);
94
95 if (task->tf_flags & IDE_TFLAG_IN_HOB_FEATURE)
96 tf->hob_feature = inb(io_ports->feature_addr);
97 if (task->tf_flags & IDE_TFLAG_IN_HOB_NSECT)
98 tf->hob_nsect = inb(io_ports->nsect_addr);
99 if (task->tf_flags & IDE_TFLAG_IN_HOB_LBAL)
100 tf->hob_lbal = inb(io_ports->lbal_addr);
101 if (task->tf_flags & IDE_TFLAG_IN_HOB_LBAM)
102 tf->hob_lbam = inb(io_ports->lbam_addr);
103 if (task->tf_flags & IDE_TFLAG_IN_HOB_LBAH)
104 tf->hob_lbah = inb(io_ports->lbah_addr);
105 }
106}
107
108static const struct ide_tp_ops superio_tp_ops = {
109 .exec_command = ide_exec_command,
110 .read_status = superio_read_status,
111 .read_altstatus = ide_read_altstatus,
112 .read_sff_dma_status = superio_read_sff_dma_status,
113
114 .set_irq = ide_set_irq,
115
116 .tf_load = ide_tf_load,
117 .tf_read = superio_tf_read,
118
119 .input_data = ide_input_data,
120 .output_data = ide_output_data,
121};
122
123static void __devinit superio_init_iops(struct hwif_s *hwif)
124{
125 struct pci_dev *pdev = to_pci_dev(hwif->dev);
126 u32 dma_stat;
127 u8 port = hwif->channel, tmp;
128
129 dma_stat = (pci_resource_start(pdev, 4) & ~3) + (!port ? 2 : 0xa);
130
131 /* Clear error/interrupt, enable dma */
132 tmp = superio_ide_inb(dma_stat);
133 outb(tmp | 0x66, dma_stat);
134}
135#endif
136
137static unsigned int ns87415_count = 0, ns87415_control[MAX_HWIFS] = { 0 };
138
139/*
140 * This routine either enables/disables (according to IDE_DFLAG_PRESENT)
141 * the IRQ associated with the port (HWIF(drive)),
142 * and selects either PIO or DMA handshaking for the next I/O operation.
143 */
144static void ns87415_prepare_drive (ide_drive_t *drive, unsigned int use_dma)
145{
146 ide_hwif_t *hwif = HWIF(drive);
147 struct pci_dev *dev = to_pci_dev(hwif->dev);
148 unsigned int bit, other, new, *old = (unsigned int *) hwif->select_data;
149 unsigned long flags;
150
151 local_irq_save(flags);
152 new = *old;
153
154 /* Adjust IRQ enable bit */
155 bit = 1 << (8 + hwif->channel);
156
157 if (drive->dev_flags & IDE_DFLAG_PRESENT)
158 new &= ~bit;
159 else
160 new |= bit;
161
162 /* Select PIO or DMA, DMA may only be selected for one drive/channel. */
163 bit = 1 << (20 + (drive->dn & 1) + (hwif->channel << 1));
164 other = 1 << (20 + (1 - (drive->dn & 1)) + (hwif->channel << 1));
165 new = use_dma ? ((new & ~other) | bit) : (new & ~bit);
166
167 if (new != *old) {
168 unsigned char stat;
169
170 /*
171 * Don't change DMA engine settings while Write Buffers
172 * are busy.
173 */
174 (void) pci_read_config_byte(dev, 0x43, &stat);
175 while (stat & 0x03) {
176 udelay(1);
177 (void) pci_read_config_byte(dev, 0x43, &stat);
178 }
179
180 *old = new;
181 (void) pci_write_config_dword(dev, 0x40, new);
182
183 /*
184 * And let things settle...
185 */
186 udelay(10);
187 }
188
189 local_irq_restore(flags);
190}
191
192static void ns87415_selectproc (ide_drive_t *drive)
193{
194 ns87415_prepare_drive(drive,
195 !!(drive->dev_flags & IDE_DFLAG_USING_DMA));
196}
197
198static int ns87415_dma_end(ide_drive_t *drive)
199{
200 ide_hwif_t *hwif = HWIF(drive);
201 u8 dma_stat = 0, dma_cmd = 0;
202
203 drive->waiting_for_dma = 0;
204 dma_stat = hwif->tp_ops->read_sff_dma_status(hwif);
205 /* get DMA command mode */
206 dma_cmd = inb(hwif->dma_base + ATA_DMA_CMD);
207 /* stop DMA */
208 outb(dma_cmd & ~1, hwif->dma_base + ATA_DMA_CMD);
209 /* from ERRATA: clear the INTR & ERROR bits */
210 dma_cmd = inb(hwif->dma_base + ATA_DMA_CMD);
211 outb(dma_cmd | 6, hwif->dma_base + ATA_DMA_CMD);
212 /* and free any DMA resources */
213 ide_destroy_dmatable(drive);
214 /* verify good DMA status */
215 return (dma_stat & 7) != 4;
216}
217
218static int ns87415_dma_setup(ide_drive_t *drive)
219{
220 /* select DMA xfer */
221 ns87415_prepare_drive(drive, 1);
222 if (!ide_dma_setup(drive))
223 return 0;
224 /* DMA failed: select PIO xfer */
225 ns87415_prepare_drive(drive, 0);
226 return 1;
227}
228
229static void __devinit init_hwif_ns87415 (ide_hwif_t *hwif)
230{
231 struct pci_dev *dev = to_pci_dev(hwif->dev);
232 unsigned int ctrl, using_inta;
233 u8 progif;
234#ifdef __sparc_v9__
235 int timeout;
236 u8 stat;
237#endif
238
239 /*
240 * We cannot probe for IRQ: both ports share common IRQ on INTA.
241 * Also, leave IRQ masked during drive probing, to prevent infinite
242 * interrupts from a potentially floating INTA..
243 *
244 * IRQs get unmasked in selectproc when drive is first used.
245 */
246 (void) pci_read_config_dword(dev, 0x40, &ctrl);
247 (void) pci_read_config_byte(dev, 0x09, &progif);
248 /* is irq in "native" mode? */
249 using_inta = progif & (1 << (hwif->channel << 1));
250 if (!using_inta)
251 using_inta = ctrl & (1 << (4 + hwif->channel));
252 if (hwif->mate) {
253 hwif->select_data = hwif->mate->select_data;
254 } else {
255 hwif->select_data = (unsigned long)
256 &ns87415_control[ns87415_count++];
257 ctrl |= (1 << 8) | (1 << 9); /* mask both IRQs */
258 if (using_inta)
259 ctrl &= ~(1 << 6); /* unmask INTA */
260 *((unsigned int *)hwif->select_data) = ctrl;
261 (void) pci_write_config_dword(dev, 0x40, ctrl);
262
263 /*
264 * Set prefetch size to 512 bytes for both ports,
265 * but don't turn on/off prefetching here.
266 */
267 pci_write_config_byte(dev, 0x55, 0xee);
268
269#ifdef __sparc_v9__
270 /*
271 * XXX: Reset the device, if we don't it will not respond to
272 * SELECT_DRIVE() properly during first ide_probe_port().
273 */
274 timeout = 10000;
275 outb(12, hwif->io_ports.ctl_addr);
276 udelay(10);
277 outb(8, hwif->io_ports.ctl_addr);
278 do {
279 udelay(50);
280 stat = hwif->tp_ops->read_status(hwif);
281 if (stat == 0xff)
282 break;
283 } while ((stat & ATA_BUSY) && --timeout);
284#endif
285 }
286
287 if (!using_inta)
288 hwif->irq = __ide_default_irq(hwif->io_ports.data_addr);
289 else if (!hwif->irq && hwif->mate && hwif->mate->irq)
290 hwif->irq = hwif->mate->irq; /* share IRQ with mate */
291
292 if (!hwif->dma_base)
293 return;
294
295 outb(0x60, hwif->dma_base + ATA_DMA_STATUS);
296}
297
298static const struct ide_port_ops ns87415_port_ops = {
299 .selectproc = ns87415_selectproc,
300};
301
302static const struct ide_dma_ops ns87415_dma_ops = {
303 .dma_host_set = ide_dma_host_set,
304 .dma_setup = ns87415_dma_setup,
305 .dma_exec_cmd = ide_dma_exec_cmd,
306 .dma_start = ide_dma_start,
307 .dma_end = ns87415_dma_end,
308 .dma_test_irq = ide_dma_test_irq,
309 .dma_lost_irq = ide_dma_lost_irq,
310 .dma_timeout = ide_dma_timeout,
311};
312
313static const struct ide_port_info ns87415_chipset __devinitdata = {
314 .name = DRV_NAME,
315 .init_hwif = init_hwif_ns87415,
316 .port_ops = &ns87415_port_ops,
317 .dma_ops = &ns87415_dma_ops,
318 .host_flags = IDE_HFLAG_TRUST_BIOS_FOR_DMA |
319 IDE_HFLAG_NO_ATAPI_DMA,
320};
321
322static int __devinit ns87415_init_one(struct pci_dev *dev, const struct pci_device_id *id)
323{
324 struct ide_port_info d = ns87415_chipset;
325
326#ifdef CONFIG_SUPERIO
327 if (PCI_SLOT(dev->devfn) == 0xE) {
328 /* Built-in - assume it's under superio. */
329 d.init_iops = superio_init_iops;
330 d.tp_ops = &superio_tp_ops;
331 }
332#endif
333 return ide_pci_init_one(dev, &d, NULL);
334}
335
336static const struct pci_device_id ns87415_pci_tbl[] = {
337 { PCI_VDEVICE(NS, PCI_DEVICE_ID_NS_87415), 0 },
338 { 0, },
339};
340MODULE_DEVICE_TABLE(pci, ns87415_pci_tbl);
341
342static struct pci_driver ns87415_pci_driver = {
343 .name = "NS87415_IDE",
344 .id_table = ns87415_pci_tbl,
345 .probe = ns87415_init_one,
346 .remove = ide_pci_remove,
347 .suspend = ide_pci_suspend,
348 .resume = ide_pci_resume,
349};
350
351static int __init ns87415_ide_init(void)
352{
353 return ide_pci_register_driver(&ns87415_pci_driver);
354}
355
356static void __exit ns87415_ide_exit(void)
357{
358 pci_unregister_driver(&ns87415_pci_driver);
359}
360
361module_init(ns87415_ide_init);
362module_exit(ns87415_ide_exit);
363
364MODULE_AUTHOR("Mark Lord, Eddie Dost, Andre Hedrick");
365MODULE_DESCRIPTION("PCI driver module for NS87415 IDE");
366MODULE_LICENSE("GPL");