aboutsummaryrefslogtreecommitdiffstats
path: root/arch
diff options
context:
space:
mode:
Diffstat (limited to 'arch')
-rw-r--r--arch/arm/mm/mm-armv.c550
-rw-r--r--arch/arm/mm/mm.h1
-rw-r--r--arch/arm/mm/mmu.c542
3 files changed, 542 insertions, 551 deletions
diff --git a/arch/arm/mm/mm-armv.c b/arch/arm/mm/mm-armv.c
index ee9647823fad..a35d5f2ee4e0 100644
--- a/arch/arm/mm/mm-armv.c
+++ b/arch/arm/mm/mm-armv.c
@@ -9,137 +9,15 @@
9 * 9 *
10 * Page table sludge for ARM v3 and v4 processor architectures. 10 * Page table sludge for ARM v3 and v4 processor architectures.
11 */ 11 */
12#include <linux/module.h>
13#include <linux/mm.h> 12#include <linux/mm.h>
14#include <linux/init.h>
15#include <linux/bootmem.h>
16#include <linux/highmem.h> 13#include <linux/highmem.h>
17#include <linux/nodemask.h>
18 14
19#include <asm/pgalloc.h> 15#include <asm/pgalloc.h>
20#include <asm/page.h> 16#include <asm/page.h>
21#include <asm/setup.h>
22#include <asm/tlbflush.h> 17#include <asm/tlbflush.h>
23 18
24#include <asm/mach/map.h>
25
26#include "mm.h" 19#include "mm.h"
27 20
28#define CPOLICY_UNCACHED 0
29#define CPOLICY_BUFFERED 1
30#define CPOLICY_WRITETHROUGH 2
31#define CPOLICY_WRITEBACK 3
32#define CPOLICY_WRITEALLOC 4
33
34static unsigned int cachepolicy __initdata = CPOLICY_WRITEBACK;
35static unsigned int ecc_mask __initdata = 0;
36pgprot_t pgprot_kernel;
37
38EXPORT_SYMBOL(pgprot_kernel);
39
40struct cachepolicy {
41 const char policy[16];
42 unsigned int cr_mask;
43 unsigned int pmd;
44 unsigned int pte;
45};
46
47static struct cachepolicy cache_policies[] __initdata = {
48 {
49 .policy = "uncached",
50 .cr_mask = CR_W|CR_C,
51 .pmd = PMD_SECT_UNCACHED,
52 .pte = 0,
53 }, {
54 .policy = "buffered",
55 .cr_mask = CR_C,
56 .pmd = PMD_SECT_BUFFERED,
57 .pte = PTE_BUFFERABLE,
58 }, {
59 .policy = "writethrough",
60 .cr_mask = 0,
61 .pmd = PMD_SECT_WT,
62 .pte = PTE_CACHEABLE,
63 }, {
64 .policy = "writeback",
65 .cr_mask = 0,
66 .pmd = PMD_SECT_WB,
67 .pte = PTE_BUFFERABLE|PTE_CACHEABLE,
68 }, {
69 .policy = "writealloc",
70 .cr_mask = 0,
71 .pmd = PMD_SECT_WBWA,
72 .pte = PTE_BUFFERABLE|PTE_CACHEABLE,
73 }
74};
75
76/*
77 * These are useful for identifing cache coherency
78 * problems by allowing the cache or the cache and
79 * writebuffer to be turned off. (Note: the write
80 * buffer should not be on and the cache off).
81 */
82static void __init early_cachepolicy(char **p)
83{
84 int i;
85
86 for (i = 0; i < ARRAY_SIZE(cache_policies); i++) {
87 int len = strlen(cache_policies[i].policy);
88
89 if (memcmp(*p, cache_policies[i].policy, len) == 0) {
90 cachepolicy = i;
91 cr_alignment &= ~cache_policies[i].cr_mask;
92 cr_no_alignment &= ~cache_policies[i].cr_mask;
93 *p += len;
94 break;
95 }
96 }
97 if (i == ARRAY_SIZE(cache_policies))
98 printk(KERN_ERR "ERROR: unknown or unsupported cache policy\n");
99 flush_cache_all();
100 set_cr(cr_alignment);
101}
102
103static void __init early_nocache(char **__unused)
104{
105 char *p = "buffered";
106 printk(KERN_WARNING "nocache is deprecated; use cachepolicy=%s\n", p);
107 early_cachepolicy(&p);
108}
109
110static void __init early_nowrite(char **__unused)
111{
112 char *p = "uncached";
113 printk(KERN_WARNING "nowb is deprecated; use cachepolicy=%s\n", p);
114 early_cachepolicy(&p);
115}
116
117static void __init early_ecc(char **p)
118{
119 if (memcmp(*p, "on", 2) == 0) {
120 ecc_mask = PMD_PROTECTION;
121 *p += 2;
122 } else if (memcmp(*p, "off", 3) == 0) {
123 ecc_mask = 0;
124 *p += 3;
125 }
126}
127
128__early_param("nocache", early_nocache);
129__early_param("nowb", early_nowrite);
130__early_param("cachepolicy=", early_cachepolicy);
131__early_param("ecc=", early_ecc);
132
133static int __init noalign_setup(char *__unused)
134{
135 cr_alignment &= ~CR_A;
136 cr_no_alignment &= ~CR_A;
137 set_cr(cr_alignment);
138 return 1;
139}
140
141__setup("noalign", noalign_setup);
142
143#define FIRST_KERNEL_PGD_NR (FIRST_USER_PGD_NR + USER_PTRS_PER_PGD) 21#define FIRST_KERNEL_PGD_NR (FIRST_USER_PGD_NR + USER_PTRS_PER_PGD)
144 22
145/* 23/*
@@ -223,431 +101,3 @@ void free_pgd_slow(pgd_t *pgd)
223free: 101free:
224 free_pages((unsigned long) pgd, 2); 102 free_pages((unsigned long) pgd, 2);
225} 103}
226
227/*
228 * Create a SECTION PGD between VIRT and PHYS in domain
229 * DOMAIN with protection PROT. This operates on half-
230 * pgdir entry increments.
231 */
232static inline void
233alloc_init_section(unsigned long virt, unsigned long phys, int prot)
234{
235 pmd_t *pmdp = pmd_off_k(virt);
236
237 if (virt & (1 << 20))
238 pmdp++;
239
240 *pmdp = __pmd(phys | prot);
241 flush_pmd_entry(pmdp);
242}
243
244/*
245 * Create a SUPER SECTION PGD between VIRT and PHYS with protection PROT
246 */
247static inline void
248alloc_init_supersection(unsigned long virt, unsigned long phys, int prot)
249{
250 int i;
251
252 for (i = 0; i < 16; i += 1) {
253 alloc_init_section(virt, phys, prot | PMD_SECT_SUPER);
254
255 virt += (PGDIR_SIZE / 2);
256 }
257}
258
259/*
260 * Add a PAGE mapping between VIRT and PHYS in domain
261 * DOMAIN with protection PROT. Note that due to the
262 * way we map the PTEs, we must allocate two PTE_SIZE'd
263 * blocks - one for the Linux pte table, and one for
264 * the hardware pte table.
265 */
266static inline void
267alloc_init_page(unsigned long virt, unsigned long phys, unsigned int prot_l1, pgprot_t prot)
268{
269 pmd_t *pmdp = pmd_off_k(virt);
270 pte_t *ptep;
271
272 if (pmd_none(*pmdp)) {
273 ptep = alloc_bootmem_low_pages(2 * PTRS_PER_PTE *
274 sizeof(pte_t));
275
276 __pmd_populate(pmdp, __pa(ptep) | prot_l1);
277 }
278 ptep = pte_offset_kernel(pmdp, virt);
279
280 set_pte(ptep, pfn_pte(phys >> PAGE_SHIFT, prot));
281}
282
283struct mem_types {
284 unsigned int prot_pte;
285 unsigned int prot_l1;
286 unsigned int prot_sect;
287 unsigned int domain;
288};
289
290static struct mem_types mem_types[] __initdata = {
291 [MT_DEVICE] = {
292 .prot_pte = L_PTE_PRESENT | L_PTE_YOUNG | L_PTE_DIRTY |
293 L_PTE_WRITE,
294 .prot_l1 = PMD_TYPE_TABLE,
295 .prot_sect = PMD_TYPE_SECT | PMD_BIT4 | PMD_SECT_UNCACHED |
296 PMD_SECT_AP_WRITE,
297 .domain = DOMAIN_IO,
298 },
299 [MT_CACHECLEAN] = {
300 .prot_sect = PMD_TYPE_SECT | PMD_BIT4,
301 .domain = DOMAIN_KERNEL,
302 },
303 [MT_MINICLEAN] = {
304 .prot_sect = PMD_TYPE_SECT | PMD_BIT4 | PMD_SECT_MINICACHE,
305 .domain = DOMAIN_KERNEL,
306 },
307 [MT_LOW_VECTORS] = {
308 .prot_pte = L_PTE_PRESENT | L_PTE_YOUNG | L_PTE_DIRTY |
309 L_PTE_EXEC,
310 .prot_l1 = PMD_TYPE_TABLE,
311 .domain = DOMAIN_USER,
312 },
313 [MT_HIGH_VECTORS] = {
314 .prot_pte = L_PTE_PRESENT | L_PTE_YOUNG | L_PTE_DIRTY |
315 L_PTE_USER | L_PTE_EXEC,
316 .prot_l1 = PMD_TYPE_TABLE,
317 .domain = DOMAIN_USER,
318 },
319 [MT_MEMORY] = {
320 .prot_sect = PMD_TYPE_SECT | PMD_BIT4 | PMD_SECT_AP_WRITE,
321 .domain = DOMAIN_KERNEL,
322 },
323 [MT_ROM] = {
324 .prot_sect = PMD_TYPE_SECT | PMD_BIT4,
325 .domain = DOMAIN_KERNEL,
326 },
327 [MT_IXP2000_DEVICE] = { /* IXP2400 requires XCB=101 for on-chip I/O */
328 .prot_pte = L_PTE_PRESENT | L_PTE_YOUNG | L_PTE_DIRTY |
329 L_PTE_WRITE,
330 .prot_l1 = PMD_TYPE_TABLE,
331 .prot_sect = PMD_TYPE_SECT | PMD_BIT4 | PMD_SECT_UNCACHED |
332 PMD_SECT_AP_WRITE | PMD_SECT_BUFFERABLE |
333 PMD_SECT_TEX(1),
334 .domain = DOMAIN_IO,
335 },
336 [MT_NONSHARED_DEVICE] = {
337 .prot_l1 = PMD_TYPE_TABLE,
338 .prot_sect = PMD_TYPE_SECT | PMD_BIT4 | PMD_SECT_NONSHARED_DEV |
339 PMD_SECT_AP_WRITE,
340 .domain = DOMAIN_IO,
341 }
342};
343
344/*
345 * Adjust the PMD section entries according to the CPU in use.
346 */
347void __init build_mem_type_table(void)
348{
349 struct cachepolicy *cp;
350 unsigned int cr = get_cr();
351 unsigned int user_pgprot, kern_pgprot;
352 int cpu_arch = cpu_architecture();
353 int i;
354
355#if defined(CONFIG_CPU_DCACHE_DISABLE)
356 if (cachepolicy > CPOLICY_BUFFERED)
357 cachepolicy = CPOLICY_BUFFERED;
358#elif defined(CONFIG_CPU_DCACHE_WRITETHROUGH)
359 if (cachepolicy > CPOLICY_WRITETHROUGH)
360 cachepolicy = CPOLICY_WRITETHROUGH;
361#endif
362 if (cpu_arch < CPU_ARCH_ARMv5) {
363 if (cachepolicy >= CPOLICY_WRITEALLOC)
364 cachepolicy = CPOLICY_WRITEBACK;
365 ecc_mask = 0;
366 }
367
368 /*
369 * Xscale must not have PMD bit 4 set for section mappings.
370 */
371 if (cpu_is_xscale())
372 for (i = 0; i < ARRAY_SIZE(mem_types); i++)
373 mem_types[i].prot_sect &= ~PMD_BIT4;
374
375 /*
376 * ARMv5 and lower, excluding Xscale, bit 4 must be set for
377 * page tables.
378 */
379 if (cpu_arch < CPU_ARCH_ARMv6 && !cpu_is_xscale())
380 for (i = 0; i < ARRAY_SIZE(mem_types); i++)
381 if (mem_types[i].prot_l1)
382 mem_types[i].prot_l1 |= PMD_BIT4;
383
384 cp = &cache_policies[cachepolicy];
385 kern_pgprot = user_pgprot = cp->pte;
386
387 /*
388 * Enable CPU-specific coherency if supported.
389 * (Only available on XSC3 at the moment.)
390 */
391 if (arch_is_coherent()) {
392 if (cpu_is_xsc3()) {
393 mem_types[MT_MEMORY].prot_sect |= PMD_SECT_S;
394 mem_types[MT_MEMORY].prot_pte |= L_PTE_COHERENT;
395 }
396 }
397
398 /*
399 * ARMv6 and above have extended page tables.
400 */
401 if (cpu_arch >= CPU_ARCH_ARMv6 && (cr & CR_XP)) {
402 /*
403 * bit 4 becomes XN which we must clear for the
404 * kernel memory mapping.
405 */
406 mem_types[MT_MEMORY].prot_sect &= ~PMD_SECT_XN;
407 mem_types[MT_ROM].prot_sect &= ~PMD_SECT_XN;
408
409 /*
410 * Mark cache clean areas and XIP ROM read only
411 * from SVC mode and no access from userspace.
412 */
413 mem_types[MT_ROM].prot_sect |= PMD_SECT_APX|PMD_SECT_AP_WRITE;
414 mem_types[MT_MINICLEAN].prot_sect |= PMD_SECT_APX|PMD_SECT_AP_WRITE;
415 mem_types[MT_CACHECLEAN].prot_sect |= PMD_SECT_APX|PMD_SECT_AP_WRITE;
416
417 /*
418 * Mark the device area as "shared device"
419 */
420 mem_types[MT_DEVICE].prot_pte |= L_PTE_BUFFERABLE;
421 mem_types[MT_DEVICE].prot_sect |= PMD_SECT_BUFFERED;
422
423 /*
424 * User pages need to be mapped with the ASID
425 * (iow, non-global)
426 */
427 user_pgprot |= L_PTE_ASID;
428
429#ifdef CONFIG_SMP
430 /*
431 * Mark memory with the "shared" attribute for SMP systems
432 */
433 user_pgprot |= L_PTE_SHARED;
434 kern_pgprot |= L_PTE_SHARED;
435 mem_types[MT_MEMORY].prot_sect |= PMD_SECT_S;
436#endif
437 }
438
439 for (i = 0; i < 16; i++) {
440 unsigned long v = pgprot_val(protection_map[i]);
441 v = (v & ~(L_PTE_BUFFERABLE|L_PTE_CACHEABLE)) | user_pgprot;
442 protection_map[i] = __pgprot(v);
443 }
444
445 mem_types[MT_LOW_VECTORS].prot_pte |= kern_pgprot;
446 mem_types[MT_HIGH_VECTORS].prot_pte |= kern_pgprot;
447
448 if (cpu_arch >= CPU_ARCH_ARMv5) {
449#ifndef CONFIG_SMP
450 /*
451 * Only use write-through for non-SMP systems
452 */
453 mem_types[MT_LOW_VECTORS].prot_pte &= ~L_PTE_BUFFERABLE;
454 mem_types[MT_HIGH_VECTORS].prot_pte &= ~L_PTE_BUFFERABLE;
455#endif
456 } else {
457 mem_types[MT_MINICLEAN].prot_sect &= ~PMD_SECT_TEX(1);
458 }
459
460 pgprot_kernel = __pgprot(L_PTE_PRESENT | L_PTE_YOUNG |
461 L_PTE_DIRTY | L_PTE_WRITE |
462 L_PTE_EXEC | kern_pgprot);
463
464 mem_types[MT_LOW_VECTORS].prot_l1 |= ecc_mask;
465 mem_types[MT_HIGH_VECTORS].prot_l1 |= ecc_mask;
466 mem_types[MT_MEMORY].prot_sect |= ecc_mask | cp->pmd;
467 mem_types[MT_ROM].prot_sect |= cp->pmd;
468
469 switch (cp->pmd) {
470 case PMD_SECT_WT:
471 mem_types[MT_CACHECLEAN].prot_sect |= PMD_SECT_WT;
472 break;
473 case PMD_SECT_WB:
474 case PMD_SECT_WBWA:
475 mem_types[MT_CACHECLEAN].prot_sect |= PMD_SECT_WB;
476 break;
477 }
478 printk("Memory policy: ECC %sabled, Data cache %s\n",
479 ecc_mask ? "en" : "dis", cp->policy);
480}
481
482#define vectors_base() (vectors_high() ? 0xffff0000 : 0)
483
484/*
485 * Create the page directory entries and any necessary
486 * page tables for the mapping specified by `md'. We
487 * are able to cope here with varying sizes and address
488 * offsets, and we take full advantage of sections and
489 * supersections.
490 */
491void __init create_mapping(struct map_desc *md)
492{
493 unsigned long virt, length;
494 int prot_sect, prot_l1, domain;
495 pgprot_t prot_pte;
496 unsigned long off = (u32)__pfn_to_phys(md->pfn);
497
498 if (md->virtual != vectors_base() && md->virtual < TASK_SIZE) {
499 printk(KERN_WARNING "BUG: not creating mapping for "
500 "0x%08llx at 0x%08lx in user region\n",
501 __pfn_to_phys((u64)md->pfn), md->virtual);
502 return;
503 }
504
505 if ((md->type == MT_DEVICE || md->type == MT_ROM) &&
506 md->virtual >= PAGE_OFFSET && md->virtual < VMALLOC_END) {
507 printk(KERN_WARNING "BUG: mapping for 0x%08llx at 0x%08lx "
508 "overlaps vmalloc space\n",
509 __pfn_to_phys((u64)md->pfn), md->virtual);
510 }
511
512 domain = mem_types[md->type].domain;
513 prot_pte = __pgprot(mem_types[md->type].prot_pte);
514 prot_l1 = mem_types[md->type].prot_l1 | PMD_DOMAIN(domain);
515 prot_sect = mem_types[md->type].prot_sect | PMD_DOMAIN(domain);
516
517 /*
518 * Catch 36-bit addresses
519 */
520 if(md->pfn >= 0x100000) {
521 if(domain) {
522 printk(KERN_ERR "MM: invalid domain in supersection "
523 "mapping for 0x%08llx at 0x%08lx\n",
524 __pfn_to_phys((u64)md->pfn), md->virtual);
525 return;
526 }
527 if((md->virtual | md->length | __pfn_to_phys(md->pfn))
528 & ~SUPERSECTION_MASK) {
529 printk(KERN_ERR "MM: cannot create mapping for "
530 "0x%08llx at 0x%08lx invalid alignment\n",
531 __pfn_to_phys((u64)md->pfn), md->virtual);
532 return;
533 }
534
535 /*
536 * Shift bits [35:32] of address into bits [23:20] of PMD
537 * (See ARMv6 spec).
538 */
539 off |= (((md->pfn >> (32 - PAGE_SHIFT)) & 0xF) << 20);
540 }
541
542 virt = md->virtual;
543 off -= virt;
544 length = md->length;
545
546 if (mem_types[md->type].prot_l1 == 0 &&
547 (virt & 0xfffff || (virt + off) & 0xfffff || (virt + length) & 0xfffff)) {
548 printk(KERN_WARNING "BUG: map for 0x%08lx at 0x%08lx can not "
549 "be mapped using pages, ignoring.\n",
550 __pfn_to_phys(md->pfn), md->virtual);
551 return;
552 }
553
554 while ((virt & 0xfffff || (virt + off) & 0xfffff) && length >= PAGE_SIZE) {
555 alloc_init_page(virt, virt + off, prot_l1, prot_pte);
556
557 virt += PAGE_SIZE;
558 length -= PAGE_SIZE;
559 }
560
561 /* N.B. ARMv6 supersections are only defined to work with domain 0.
562 * Since domain assignments can in fact be arbitrary, the
563 * 'domain == 0' check below is required to insure that ARMv6
564 * supersections are only allocated for domain 0 regardless
565 * of the actual domain assignments in use.
566 */
567 if ((cpu_architecture() >= CPU_ARCH_ARMv6 || cpu_is_xsc3())
568 && domain == 0) {
569 /*
570 * Align to supersection boundary if !high pages.
571 * High pages have already been checked for proper
572 * alignment above and they will fail the SUPSERSECTION_MASK
573 * check because of the way the address is encoded into
574 * offset.
575 */
576 if (md->pfn <= 0x100000) {
577 while ((virt & ~SUPERSECTION_MASK ||
578 (virt + off) & ~SUPERSECTION_MASK) &&
579 length >= (PGDIR_SIZE / 2)) {
580 alloc_init_section(virt, virt + off, prot_sect);
581
582 virt += (PGDIR_SIZE / 2);
583 length -= (PGDIR_SIZE / 2);
584 }
585 }
586
587 while (length >= SUPERSECTION_SIZE) {
588 alloc_init_supersection(virt, virt + off, prot_sect);
589
590 virt += SUPERSECTION_SIZE;
591 length -= SUPERSECTION_SIZE;
592 }
593 }
594
595 /*
596 * A section mapping covers half a "pgdir" entry.
597 */
598 while (length >= (PGDIR_SIZE / 2)) {
599 alloc_init_section(virt, virt + off, prot_sect);
600
601 virt += (PGDIR_SIZE / 2);
602 length -= (PGDIR_SIZE / 2);
603 }
604
605 while (length >= PAGE_SIZE) {
606 alloc_init_page(virt, virt + off, prot_l1, prot_pte);
607
608 virt += PAGE_SIZE;
609 length -= PAGE_SIZE;
610 }
611}
612
613/*
614 * In order to soft-boot, we need to insert a 1:1 mapping in place of
615 * the user-mode pages. This will then ensure that we have predictable
616 * results when turning the mmu off
617 */
618void setup_mm_for_reboot(char mode)
619{
620 unsigned long base_pmdval;
621 pgd_t *pgd;
622 int i;
623
624 if (current->mm && current->mm->pgd)
625 pgd = current->mm->pgd;
626 else
627 pgd = init_mm.pgd;
628
629 base_pmdval = PMD_SECT_AP_WRITE | PMD_SECT_AP_READ | PMD_TYPE_SECT;
630 if (cpu_architecture() <= CPU_ARCH_ARMv5TEJ && !cpu_is_xscale())
631 base_pmdval |= PMD_BIT4;
632
633 for (i = 0; i < FIRST_USER_PGD_NR + USER_PTRS_PER_PGD; i++, pgd++) {
634 unsigned long pmdval = (i << PGDIR_SHIFT) | base_pmdval;
635 pmd_t *pmd;
636
637 pmd = pmd_off(pgd, i << PGDIR_SHIFT);
638 pmd[0] = __pmd(pmdval);
639 pmd[1] = __pmd(pmdval + (1 << (PGDIR_SHIFT - 1)));
640 flush_pmd_entry(pmd);
641 }
642}
643
644/*
645 * Create the architecture specific mappings
646 */
647void __init iotable_init(struct map_desc *io_desc, int nr)
648{
649 int i;
650
651 for (i = 0; i < nr; i++)
652 create_mapping(io_desc + i);
653}
diff --git a/arch/arm/mm/mm.h b/arch/arm/mm/mm.h
index 083c51d3903f..bb2bc9ab6bd3 100644
--- a/arch/arm/mm/mm.h
+++ b/arch/arm/mm/mm.h
@@ -17,7 +17,6 @@ struct map_desc;
17struct meminfo; 17struct meminfo;
18struct pglist_data; 18struct pglist_data;
19 19
20void __init build_mem_type_table(void);
21void __init create_mapping(struct map_desc *md); 20void __init create_mapping(struct map_desc *md);
22void __init bootmem_init(struct meminfo *mi); 21void __init bootmem_init(struct meminfo *mi);
23void reserve_node_zero(struct pglist_data *pgdat); 22void reserve_node_zero(struct pglist_data *pgdat);
diff --git a/arch/arm/mm/mmu.c b/arch/arm/mm/mmu.c
index 9648e6800ffe..e566cbe4b222 100644
--- a/arch/arm/mm/mmu.c
+++ b/arch/arm/mm/mmu.c
@@ -7,6 +7,7 @@
7 * it under the terms of the GNU General Public License version 2 as 7 * it under the terms of the GNU General Public License version 2 as
8 * published by the Free Software Foundation. 8 * published by the Free Software Foundation.
9 */ 9 */
10#include <linux/module.h>
10#include <linux/kernel.h> 11#include <linux/kernel.h>
11#include <linux/errno.h> 12#include <linux/errno.h>
12#include <linux/init.h> 13#include <linux/init.h>
@@ -40,6 +41,516 @@ struct page *empty_zero_page;
40 */ 41 */
41pmd_t *top_pmd; 42pmd_t *top_pmd;
42 43
44#define CPOLICY_UNCACHED 0
45#define CPOLICY_BUFFERED 1
46#define CPOLICY_WRITETHROUGH 2
47#define CPOLICY_WRITEBACK 3
48#define CPOLICY_WRITEALLOC 4
49
50static unsigned int cachepolicy __initdata = CPOLICY_WRITEBACK;
51static unsigned int ecc_mask __initdata = 0;
52pgprot_t pgprot_kernel;
53
54EXPORT_SYMBOL(pgprot_kernel);
55
56struct cachepolicy {
57 const char policy[16];
58 unsigned int cr_mask;
59 unsigned int pmd;
60 unsigned int pte;
61};
62
63static struct cachepolicy cache_policies[] __initdata = {
64 {
65 .policy = "uncached",
66 .cr_mask = CR_W|CR_C,
67 .pmd = PMD_SECT_UNCACHED,
68 .pte = 0,
69 }, {
70 .policy = "buffered",
71 .cr_mask = CR_C,
72 .pmd = PMD_SECT_BUFFERED,
73 .pte = PTE_BUFFERABLE,
74 }, {
75 .policy = "writethrough",
76 .cr_mask = 0,
77 .pmd = PMD_SECT_WT,
78 .pte = PTE_CACHEABLE,
79 }, {
80 .policy = "writeback",
81 .cr_mask = 0,
82 .pmd = PMD_SECT_WB,
83 .pte = PTE_BUFFERABLE|PTE_CACHEABLE,
84 }, {
85 .policy = "writealloc",
86 .cr_mask = 0,
87 .pmd = PMD_SECT_WBWA,
88 .pte = PTE_BUFFERABLE|PTE_CACHEABLE,
89 }
90};
91
92/*
93 * These are useful for identifing cache coherency
94 * problems by allowing the cache or the cache and
95 * writebuffer to be turned off. (Note: the write
96 * buffer should not be on and the cache off).
97 */
98static void __init early_cachepolicy(char **p)
99{
100 int i;
101
102 for (i = 0; i < ARRAY_SIZE(cache_policies); i++) {
103 int len = strlen(cache_policies[i].policy);
104
105 if (memcmp(*p, cache_policies[i].policy, len) == 0) {
106 cachepolicy = i;
107 cr_alignment &= ~cache_policies[i].cr_mask;
108 cr_no_alignment &= ~cache_policies[i].cr_mask;
109 *p += len;
110 break;
111 }
112 }
113 if (i == ARRAY_SIZE(cache_policies))
114 printk(KERN_ERR "ERROR: unknown or unsupported cache policy\n");
115 flush_cache_all();
116 set_cr(cr_alignment);
117}
118__early_param("cachepolicy=", early_cachepolicy);
119
120static void __init early_nocache(char **__unused)
121{
122 char *p = "buffered";
123 printk(KERN_WARNING "nocache is deprecated; use cachepolicy=%s\n", p);
124 early_cachepolicy(&p);
125}
126__early_param("nocache", early_nocache);
127
128static void __init early_nowrite(char **__unused)
129{
130 char *p = "uncached";
131 printk(KERN_WARNING "nowb is deprecated; use cachepolicy=%s\n", p);
132 early_cachepolicy(&p);
133}
134__early_param("nowb", early_nowrite);
135
136static void __init early_ecc(char **p)
137{
138 if (memcmp(*p, "on", 2) == 0) {
139 ecc_mask = PMD_PROTECTION;
140 *p += 2;
141 } else if (memcmp(*p, "off", 3) == 0) {
142 ecc_mask = 0;
143 *p += 3;
144 }
145}
146__early_param("ecc=", early_ecc);
147
148static int __init noalign_setup(char *__unused)
149{
150 cr_alignment &= ~CR_A;
151 cr_no_alignment &= ~CR_A;
152 set_cr(cr_alignment);
153 return 1;
154}
155__setup("noalign", noalign_setup);
156
157struct mem_types {
158 unsigned int prot_pte;
159 unsigned int prot_l1;
160 unsigned int prot_sect;
161 unsigned int domain;
162};
163
164static struct mem_types mem_types[] __initdata = {
165 [MT_DEVICE] = {
166 .prot_pte = L_PTE_PRESENT | L_PTE_YOUNG | L_PTE_DIRTY |
167 L_PTE_WRITE,
168 .prot_l1 = PMD_TYPE_TABLE,
169 .prot_sect = PMD_TYPE_SECT | PMD_BIT4 | PMD_SECT_UNCACHED |
170 PMD_SECT_AP_WRITE,
171 .domain = DOMAIN_IO,
172 },
173 [MT_CACHECLEAN] = {
174 .prot_sect = PMD_TYPE_SECT | PMD_BIT4,
175 .domain = DOMAIN_KERNEL,
176 },
177 [MT_MINICLEAN] = {
178 .prot_sect = PMD_TYPE_SECT | PMD_BIT4 | PMD_SECT_MINICACHE,
179 .domain = DOMAIN_KERNEL,
180 },
181 [MT_LOW_VECTORS] = {
182 .prot_pte = L_PTE_PRESENT | L_PTE_YOUNG | L_PTE_DIRTY |
183 L_PTE_EXEC,
184 .prot_l1 = PMD_TYPE_TABLE,
185 .domain = DOMAIN_USER,
186 },
187 [MT_HIGH_VECTORS] = {
188 .prot_pte = L_PTE_PRESENT | L_PTE_YOUNG | L_PTE_DIRTY |
189 L_PTE_USER | L_PTE_EXEC,
190 .prot_l1 = PMD_TYPE_TABLE,
191 .domain = DOMAIN_USER,
192 },
193 [MT_MEMORY] = {
194 .prot_sect = PMD_TYPE_SECT | PMD_BIT4 | PMD_SECT_AP_WRITE,
195 .domain = DOMAIN_KERNEL,
196 },
197 [MT_ROM] = {
198 .prot_sect = PMD_TYPE_SECT | PMD_BIT4,
199 .domain = DOMAIN_KERNEL,
200 },
201 [MT_IXP2000_DEVICE] = { /* IXP2400 requires XCB=101 for on-chip I/O */
202 .prot_pte = L_PTE_PRESENT | L_PTE_YOUNG | L_PTE_DIRTY |
203 L_PTE_WRITE,
204 .prot_l1 = PMD_TYPE_TABLE,
205 .prot_sect = PMD_TYPE_SECT | PMD_BIT4 | PMD_SECT_UNCACHED |
206 PMD_SECT_AP_WRITE | PMD_SECT_BUFFERABLE |
207 PMD_SECT_TEX(1),
208 .domain = DOMAIN_IO,
209 },
210 [MT_NONSHARED_DEVICE] = {
211 .prot_l1 = PMD_TYPE_TABLE,
212 .prot_sect = PMD_TYPE_SECT | PMD_BIT4 | PMD_SECT_NONSHARED_DEV |
213 PMD_SECT_AP_WRITE,
214 .domain = DOMAIN_IO,
215 }
216};
217
218/*
219 * Adjust the PMD section entries according to the CPU in use.
220 */
221static void __init build_mem_type_table(void)
222{
223 struct cachepolicy *cp;
224 unsigned int cr = get_cr();
225 unsigned int user_pgprot, kern_pgprot;
226 int cpu_arch = cpu_architecture();
227 int i;
228
229#if defined(CONFIG_CPU_DCACHE_DISABLE)
230 if (cachepolicy > CPOLICY_BUFFERED)
231 cachepolicy = CPOLICY_BUFFERED;
232#elif defined(CONFIG_CPU_DCACHE_WRITETHROUGH)
233 if (cachepolicy > CPOLICY_WRITETHROUGH)
234 cachepolicy = CPOLICY_WRITETHROUGH;
235#endif
236 if (cpu_arch < CPU_ARCH_ARMv5) {
237 if (cachepolicy >= CPOLICY_WRITEALLOC)
238 cachepolicy = CPOLICY_WRITEBACK;
239 ecc_mask = 0;
240 }
241
242 /*
243 * Xscale must not have PMD bit 4 set for section mappings.
244 */
245 if (cpu_is_xscale())
246 for (i = 0; i < ARRAY_SIZE(mem_types); i++)
247 mem_types[i].prot_sect &= ~PMD_BIT4;
248
249 /*
250 * ARMv5 and lower, excluding Xscale, bit 4 must be set for
251 * page tables.
252 */
253 if (cpu_arch < CPU_ARCH_ARMv6 && !cpu_is_xscale())
254 for (i = 0; i < ARRAY_SIZE(mem_types); i++)
255 if (mem_types[i].prot_l1)
256 mem_types[i].prot_l1 |= PMD_BIT4;
257
258 cp = &cache_policies[cachepolicy];
259 kern_pgprot = user_pgprot = cp->pte;
260
261 /*
262 * Enable CPU-specific coherency if supported.
263 * (Only available on XSC3 at the moment.)
264 */
265 if (arch_is_coherent()) {
266 if (cpu_is_xsc3()) {
267 mem_types[MT_MEMORY].prot_sect |= PMD_SECT_S;
268 mem_types[MT_MEMORY].prot_pte |= L_PTE_COHERENT;
269 }
270 }
271
272 /*
273 * ARMv6 and above have extended page tables.
274 */
275 if (cpu_arch >= CPU_ARCH_ARMv6 && (cr & CR_XP)) {
276 /*
277 * bit 4 becomes XN which we must clear for the
278 * kernel memory mapping.
279 */
280 mem_types[MT_MEMORY].prot_sect &= ~PMD_SECT_XN;
281 mem_types[MT_ROM].prot_sect &= ~PMD_SECT_XN;
282
283 /*
284 * Mark cache clean areas and XIP ROM read only
285 * from SVC mode and no access from userspace.
286 */
287 mem_types[MT_ROM].prot_sect |= PMD_SECT_APX|PMD_SECT_AP_WRITE;
288 mem_types[MT_MINICLEAN].prot_sect |= PMD_SECT_APX|PMD_SECT_AP_WRITE;
289 mem_types[MT_CACHECLEAN].prot_sect |= PMD_SECT_APX|PMD_SECT_AP_WRITE;
290
291 /*
292 * Mark the device area as "shared device"
293 */
294 mem_types[MT_DEVICE].prot_pte |= L_PTE_BUFFERABLE;
295 mem_types[MT_DEVICE].prot_sect |= PMD_SECT_BUFFERED;
296
297 /*
298 * User pages need to be mapped with the ASID
299 * (iow, non-global)
300 */
301 user_pgprot |= L_PTE_ASID;
302
303#ifdef CONFIG_SMP
304 /*
305 * Mark memory with the "shared" attribute for SMP systems
306 */
307 user_pgprot |= L_PTE_SHARED;
308 kern_pgprot |= L_PTE_SHARED;
309 mem_types[MT_MEMORY].prot_sect |= PMD_SECT_S;
310#endif
311 }
312
313 for (i = 0; i < 16; i++) {
314 unsigned long v = pgprot_val(protection_map[i]);
315 v = (v & ~(L_PTE_BUFFERABLE|L_PTE_CACHEABLE)) | user_pgprot;
316 protection_map[i] = __pgprot(v);
317 }
318
319 mem_types[MT_LOW_VECTORS].prot_pte |= kern_pgprot;
320 mem_types[MT_HIGH_VECTORS].prot_pte |= kern_pgprot;
321
322 if (cpu_arch >= CPU_ARCH_ARMv5) {
323#ifndef CONFIG_SMP
324 /*
325 * Only use write-through for non-SMP systems
326 */
327 mem_types[MT_LOW_VECTORS].prot_pte &= ~L_PTE_BUFFERABLE;
328 mem_types[MT_HIGH_VECTORS].prot_pte &= ~L_PTE_BUFFERABLE;
329#endif
330 } else {
331 mem_types[MT_MINICLEAN].prot_sect &= ~PMD_SECT_TEX(1);
332 }
333
334 pgprot_kernel = __pgprot(L_PTE_PRESENT | L_PTE_YOUNG |
335 L_PTE_DIRTY | L_PTE_WRITE |
336 L_PTE_EXEC | kern_pgprot);
337
338 mem_types[MT_LOW_VECTORS].prot_l1 |= ecc_mask;
339 mem_types[MT_HIGH_VECTORS].prot_l1 |= ecc_mask;
340 mem_types[MT_MEMORY].prot_sect |= ecc_mask | cp->pmd;
341 mem_types[MT_ROM].prot_sect |= cp->pmd;
342
343 switch (cp->pmd) {
344 case PMD_SECT_WT:
345 mem_types[MT_CACHECLEAN].prot_sect |= PMD_SECT_WT;
346 break;
347 case PMD_SECT_WB:
348 case PMD_SECT_WBWA:
349 mem_types[MT_CACHECLEAN].prot_sect |= PMD_SECT_WB;
350 break;
351 }
352 printk("Memory policy: ECC %sabled, Data cache %s\n",
353 ecc_mask ? "en" : "dis", cp->policy);
354}
355
356#define vectors_base() (vectors_high() ? 0xffff0000 : 0)
357
358/*
359 * Create a SECTION PGD between VIRT and PHYS in domain
360 * DOMAIN with protection PROT. This operates on half-
361 * pgdir entry increments.
362 */
363static inline void
364alloc_init_section(unsigned long virt, unsigned long phys, int prot)
365{
366 pmd_t *pmdp = pmd_off_k(virt);
367
368 if (virt & (1 << 20))
369 pmdp++;
370
371 *pmdp = __pmd(phys | prot);
372 flush_pmd_entry(pmdp);
373}
374
375/*
376 * Create a SUPER SECTION PGD between VIRT and PHYS with protection PROT
377 */
378static inline void
379alloc_init_supersection(unsigned long virt, unsigned long phys, int prot)
380{
381 int i;
382
383 for (i = 0; i < 16; i += 1) {
384 alloc_init_section(virt, phys, prot | PMD_SECT_SUPER);
385
386 virt += (PGDIR_SIZE / 2);
387 }
388}
389
390/*
391 * Add a PAGE mapping between VIRT and PHYS in domain
392 * DOMAIN with protection PROT. Note that due to the
393 * way we map the PTEs, we must allocate two PTE_SIZE'd
394 * blocks - one for the Linux pte table, and one for
395 * the hardware pte table.
396 */
397static inline void
398alloc_init_page(unsigned long virt, unsigned long phys, unsigned int prot_l1, pgprot_t prot)
399{
400 pmd_t *pmdp = pmd_off_k(virt);
401 pte_t *ptep;
402
403 if (pmd_none(*pmdp)) {
404 ptep = alloc_bootmem_low_pages(2 * PTRS_PER_PTE *
405 sizeof(pte_t));
406
407 __pmd_populate(pmdp, __pa(ptep) | prot_l1);
408 }
409 ptep = pte_offset_kernel(pmdp, virt);
410
411 set_pte(ptep, pfn_pte(phys >> PAGE_SHIFT, prot));
412}
413
414/*
415 * Create the page directory entries and any necessary
416 * page tables for the mapping specified by `md'. We
417 * are able to cope here with varying sizes and address
418 * offsets, and we take full advantage of sections and
419 * supersections.
420 */
421void __init create_mapping(struct map_desc *md)
422{
423 unsigned long virt, length;
424 int prot_sect, prot_l1, domain;
425 pgprot_t prot_pte;
426 unsigned long off = (u32)__pfn_to_phys(md->pfn);
427
428 if (md->virtual != vectors_base() && md->virtual < TASK_SIZE) {
429 printk(KERN_WARNING "BUG: not creating mapping for "
430 "0x%08llx at 0x%08lx in user region\n",
431 __pfn_to_phys((u64)md->pfn), md->virtual);
432 return;
433 }
434
435 if ((md->type == MT_DEVICE || md->type == MT_ROM) &&
436 md->virtual >= PAGE_OFFSET && md->virtual < VMALLOC_END) {
437 printk(KERN_WARNING "BUG: mapping for 0x%08llx at 0x%08lx "
438 "overlaps vmalloc space\n",
439 __pfn_to_phys((u64)md->pfn), md->virtual);
440 }
441
442 domain = mem_types[md->type].domain;
443 prot_pte = __pgprot(mem_types[md->type].prot_pte);
444 prot_l1 = mem_types[md->type].prot_l1 | PMD_DOMAIN(domain);
445 prot_sect = mem_types[md->type].prot_sect | PMD_DOMAIN(domain);
446
447 /*
448 * Catch 36-bit addresses
449 */
450 if(md->pfn >= 0x100000) {
451 if(domain) {
452 printk(KERN_ERR "MM: invalid domain in supersection "
453 "mapping for 0x%08llx at 0x%08lx\n",
454 __pfn_to_phys((u64)md->pfn), md->virtual);
455 return;
456 }
457 if((md->virtual | md->length | __pfn_to_phys(md->pfn))
458 & ~SUPERSECTION_MASK) {
459 printk(KERN_ERR "MM: cannot create mapping for "
460 "0x%08llx at 0x%08lx invalid alignment\n",
461 __pfn_to_phys((u64)md->pfn), md->virtual);
462 return;
463 }
464
465 /*
466 * Shift bits [35:32] of address into bits [23:20] of PMD
467 * (See ARMv6 spec).
468 */
469 off |= (((md->pfn >> (32 - PAGE_SHIFT)) & 0xF) << 20);
470 }
471
472 virt = md->virtual;
473 off -= virt;
474 length = md->length;
475
476 if (mem_types[md->type].prot_l1 == 0 &&
477 (virt & 0xfffff || (virt + off) & 0xfffff || (virt + length) & 0xfffff)) {
478 printk(KERN_WARNING "BUG: map for 0x%08lx at 0x%08lx can not "
479 "be mapped using pages, ignoring.\n",
480 __pfn_to_phys(md->pfn), md->virtual);
481 return;
482 }
483
484 while ((virt & 0xfffff || (virt + off) & 0xfffff) && length >= PAGE_SIZE) {
485 alloc_init_page(virt, virt + off, prot_l1, prot_pte);
486
487 virt += PAGE_SIZE;
488 length -= PAGE_SIZE;
489 }
490
491 /* N.B. ARMv6 supersections are only defined to work with domain 0.
492 * Since domain assignments can in fact be arbitrary, the
493 * 'domain == 0' check below is required to insure that ARMv6
494 * supersections are only allocated for domain 0 regardless
495 * of the actual domain assignments in use.
496 */
497 if ((cpu_architecture() >= CPU_ARCH_ARMv6 || cpu_is_xsc3())
498 && domain == 0) {
499 /*
500 * Align to supersection boundary if !high pages.
501 * High pages have already been checked for proper
502 * alignment above and they will fail the SUPSERSECTION_MASK
503 * check because of the way the address is encoded into
504 * offset.
505 */
506 if (md->pfn <= 0x100000) {
507 while ((virt & ~SUPERSECTION_MASK ||
508 (virt + off) & ~SUPERSECTION_MASK) &&
509 length >= (PGDIR_SIZE / 2)) {
510 alloc_init_section(virt, virt + off, prot_sect);
511
512 virt += (PGDIR_SIZE / 2);
513 length -= (PGDIR_SIZE / 2);
514 }
515 }
516
517 while (length >= SUPERSECTION_SIZE) {
518 alloc_init_supersection(virt, virt + off, prot_sect);
519
520 virt += SUPERSECTION_SIZE;
521 length -= SUPERSECTION_SIZE;
522 }
523 }
524
525 /*
526 * A section mapping covers half a "pgdir" entry.
527 */
528 while (length >= (PGDIR_SIZE / 2)) {
529 alloc_init_section(virt, virt + off, prot_sect);
530
531 virt += (PGDIR_SIZE / 2);
532 length -= (PGDIR_SIZE / 2);
533 }
534
535 while (length >= PAGE_SIZE) {
536 alloc_init_page(virt, virt + off, prot_l1, prot_pte);
537
538 virt += PAGE_SIZE;
539 length -= PAGE_SIZE;
540 }
541}
542
543/*
544 * Create the architecture specific mappings
545 */
546void __init iotable_init(struct map_desc *io_desc, int nr)
547{
548 int i;
549
550 for (i = 0; i < nr; i++)
551 create_mapping(io_desc + i);
552}
553
43static inline void prepare_page_table(struct meminfo *mi) 554static inline void prepare_page_table(struct meminfo *mi)
44{ 555{
45 unsigned long addr; 556 unsigned long addr;
@@ -227,3 +738,34 @@ void __init paging_init(struct meminfo *mi, struct machine_desc *mdesc)
227 empty_zero_page = virt_to_page(zero_page); 738 empty_zero_page = virt_to_page(zero_page);
228 flush_dcache_page(empty_zero_page); 739 flush_dcache_page(empty_zero_page);
229} 740}
741
742/*
743 * In order to soft-boot, we need to insert a 1:1 mapping in place of
744 * the user-mode pages. This will then ensure that we have predictable
745 * results when turning the mmu off
746 */
747void setup_mm_for_reboot(char mode)
748{
749 unsigned long base_pmdval;
750 pgd_t *pgd;
751 int i;
752
753 if (current->mm && current->mm->pgd)
754 pgd = current->mm->pgd;
755 else
756 pgd = init_mm.pgd;
757
758 base_pmdval = PMD_SECT_AP_WRITE | PMD_SECT_AP_READ | PMD_TYPE_SECT;
759 if (cpu_architecture() <= CPU_ARCH_ARMv5TEJ && !cpu_is_xscale())
760 base_pmdval |= PMD_BIT4;
761
762 for (i = 0; i < FIRST_USER_PGD_NR + USER_PTRS_PER_PGD; i++, pgd++) {
763 unsigned long pmdval = (i << PGDIR_SHIFT) | base_pmdval;
764 pmd_t *pmd;
765
766 pmd = pmd_off(pgd, i << PGDIR_SHIFT);
767 pmd[0] = __pmd(pmdval);
768 pmd[1] = __pmd(pmdval + (1 << (PGDIR_SHIFT - 1)));
769 flush_pmd_entry(pmd);
770 }
771}
generated by cgit v1.2.2 (git 2.25.0) at 2024-11-28 04:56:38 -0500