diff options
Diffstat (limited to 'arch/sh/kernel/cpu/sh4a')
-rw-r--r-- | arch/sh/kernel/cpu/sh4a/Makefile | 5 | ||||
-rw-r--r-- | arch/sh/kernel/cpu/sh4a/pinmux-sh7722.c | 1783 | ||||
-rw-r--r-- | arch/sh/kernel/cpu/sh4a/pinmux-sh7723.c | 1909 | ||||
-rw-r--r-- | arch/sh/kernel/cpu/sh4a/smp-shx3.c | 67 |
4 files changed, 3722 insertions, 42 deletions
diff --git a/arch/sh/kernel/cpu/sh4a/Makefile b/arch/sh/kernel/cpu/sh4a/Makefile index 9381ad8da263..be9a0c185958 100644 --- a/arch/sh/kernel/cpu/sh4a/Makefile +++ b/arch/sh/kernel/cpu/sh4a/Makefile | |||
@@ -27,5 +27,10 @@ clock-$(CONFIG_CPU_SUBTYPE_SH7723) := clock-sh7722.o | |||
27 | clock-$(CONFIG_CPU_SUBTYPE_SH7366) := clock-sh7722.o | 27 | clock-$(CONFIG_CPU_SUBTYPE_SH7366) := clock-sh7722.o |
28 | clock-$(CONFIG_CPU_SUBTYPE_SHX3) := clock-shx3.o | 28 | clock-$(CONFIG_CPU_SUBTYPE_SHX3) := clock-shx3.o |
29 | 29 | ||
30 | # Pinmux setup | ||
31 | pinmux-$(CONFIG_CPU_SUBTYPE_SH7722) := pinmux-sh7722.o | ||
32 | pinmux-$(CONFIG_CPU_SUBTYPE_SH7723) := pinmux-sh7723.o | ||
33 | |||
30 | obj-y += $(clock-y) | 34 | obj-y += $(clock-y) |
31 | obj-$(CONFIG_SMP) += $(smp-y) | 35 | obj-$(CONFIG_SMP) += $(smp-y) |
36 | obj-$(CONFIG_GENERIC_GPIO) += $(pinmux-y) | ||
diff --git a/arch/sh/kernel/cpu/sh4a/pinmux-sh7722.c b/arch/sh/kernel/cpu/sh4a/pinmux-sh7722.c new file mode 100644 index 000000000000..cb9d07bd59f8 --- /dev/null +++ b/arch/sh/kernel/cpu/sh4a/pinmux-sh7722.c | |||
@@ -0,0 +1,1783 @@ | |||
1 | #include <linux/init.h> | ||
2 | #include <linux/kernel.h> | ||
3 | #include <linux/gpio.h> | ||
4 | #include <cpu/sh7722.h> | ||
5 | |||
6 | enum { | ||
7 | PINMUX_RESERVED = 0, | ||
8 | |||
9 | PINMUX_DATA_BEGIN, | ||
10 | PTA7_DATA, PTA6_DATA, PTA5_DATA, PTA4_DATA, | ||
11 | PTA3_DATA, PTA2_DATA, PTA1_DATA, PTA0_DATA, | ||
12 | PTB7_DATA, PTB6_DATA, PTB5_DATA, PTB4_DATA, | ||
13 | PTB3_DATA, PTB2_DATA, PTB1_DATA, PTB0_DATA, | ||
14 | PTC7_DATA, PTC5_DATA, PTC4_DATA, PTC3_DATA, PTC2_DATA, PTC0_DATA, | ||
15 | PTD7_DATA, PTD6_DATA, PTD5_DATA, PTD4_DATA, | ||
16 | PTD3_DATA, PTD2_DATA, PTD1_DATA, PTD0_DATA, | ||
17 | PTE7_DATA, PTE6_DATA, PTE5_DATA, PTE4_DATA, PTE1_DATA, PTE0_DATA, | ||
18 | PTF6_DATA, PTF5_DATA, PTF4_DATA, | ||
19 | PTF3_DATA, PTF2_DATA, PTF1_DATA, PTF0_DATA, | ||
20 | PTG4_DATA, PTG3_DATA, PTG2_DATA, PTG1_DATA, PTG0_DATA, | ||
21 | PTH7_DATA, PTH6_DATA, PTH5_DATA, PTH4_DATA, | ||
22 | PTH3_DATA, PTH2_DATA, PTH1_DATA, PTH0_DATA, | ||
23 | PTJ7_DATA, PTJ6_DATA, PTJ5_DATA, PTJ1_DATA, PTJ0_DATA, | ||
24 | PTK6_DATA, PTK5_DATA, PTK4_DATA, | ||
25 | PTK3_DATA, PTK2_DATA, PTK1_DATA, PTK0_DATA, | ||
26 | PTL7_DATA, PTL6_DATA, PTL5_DATA, PTL4_DATA, | ||
27 | PTL3_DATA, PTL2_DATA, PTL1_DATA, PTL0_DATA, | ||
28 | PTM7_DATA, PTM6_DATA, PTM5_DATA, PTM4_DATA, | ||
29 | PTM3_DATA, PTM2_DATA, PTM1_DATA, PTM0_DATA, | ||
30 | PTN7_DATA, PTN6_DATA, PTN5_DATA, PTN4_DATA, | ||
31 | PTN3_DATA, PTN2_DATA, PTN1_DATA, PTN0_DATA, | ||
32 | PTQ6_DATA, PTQ5_DATA, PTQ4_DATA, | ||
33 | PTQ3_DATA, PTQ2_DATA, PTQ1_DATA, PTQ0_DATA, | ||
34 | PTR4_DATA, PTR3_DATA, PTR2_DATA, PTR1_DATA, PTR0_DATA, | ||
35 | PTS4_DATA, PTS3_DATA, PTS2_DATA, PTS1_DATA, PTS0_DATA, | ||
36 | PTT4_DATA, PTT3_DATA, PTT2_DATA, PTT1_DATA, PTT0_DATA, | ||
37 | PTU4_DATA, PTU3_DATA, PTU2_DATA, PTU1_DATA, PTU0_DATA, | ||
38 | PTV4_DATA, PTV3_DATA, PTV2_DATA, PTV1_DATA, PTV0_DATA, | ||
39 | PTW6_DATA, PTW5_DATA, PTW4_DATA, | ||
40 | PTW3_DATA, PTW2_DATA, PTW1_DATA, PTW0_DATA, | ||
41 | PTX6_DATA, PTX5_DATA, PTX4_DATA, | ||
42 | PTX3_DATA, PTX2_DATA, PTX1_DATA, PTX0_DATA, | ||
43 | PTY6_DATA, PTY5_DATA, PTY4_DATA, | ||
44 | PTY3_DATA, PTY2_DATA, PTY1_DATA, PTY0_DATA, | ||
45 | PTZ5_DATA, PTZ4_DATA, PTZ3_DATA, PTZ2_DATA, PTZ1_DATA, PTZ0_DATA, | ||
46 | PINMUX_DATA_END, | ||
47 | |||
48 | PINMUX_INPUT_BEGIN, | ||
49 | PTA7_IN, PTA6_IN, PTA5_IN, PTA4_IN, | ||
50 | PTA3_IN, PTA2_IN, PTA1_IN, PTA0_IN, | ||
51 | PTB7_IN, PTB6_IN, PTB5_IN, PTB4_IN, | ||
52 | PTB3_IN, PTB2_IN, PTB1_IN, PTB0_IN, | ||
53 | PTC7_IN, PTC5_IN, PTC4_IN, PTC3_IN, PTC2_IN, PTC0_IN, | ||
54 | PTD7_IN, PTD6_IN, PTD5_IN, PTD4_IN, PTD3_IN, PTD2_IN, PTD1_IN, | ||
55 | PTE7_IN, PTE6_IN, PTE5_IN, PTE4_IN, PTE1_IN, PTE0_IN, | ||
56 | PTF6_IN, PTF5_IN, PTF4_IN, PTF3_IN, PTF2_IN, PTF1_IN, | ||
57 | PTH6_IN, PTH5_IN, PTH1_IN, PTH0_IN, | ||
58 | PTJ1_IN, PTJ0_IN, | ||
59 | PTK6_IN, PTK5_IN, PTK4_IN, PTK3_IN, PTK2_IN, PTK0_IN, | ||
60 | PTL7_IN, PTL6_IN, PTL5_IN, PTL4_IN, | ||
61 | PTL3_IN, PTL2_IN, PTL1_IN, PTL0_IN, | ||
62 | PTM7_IN, PTM6_IN, PTM5_IN, PTM4_IN, | ||
63 | PTM3_IN, PTM2_IN, PTM1_IN, PTM0_IN, | ||
64 | PTN7_IN, PTN6_IN, PTN5_IN, PTN4_IN, | ||
65 | PTN3_IN, PTN2_IN, PTN1_IN, PTN0_IN, | ||
66 | PTQ5_IN, PTQ4_IN, PTQ3_IN, PTQ2_IN, PTQ0_IN, | ||
67 | PTR2_IN, | ||
68 | PTS4_IN, PTS2_IN, PTS1_IN, | ||
69 | PTT4_IN, PTT3_IN, PTT2_IN, PTT1_IN, | ||
70 | PTU4_IN, PTU3_IN, PTU2_IN, PTU1_IN, PTU0_IN, | ||
71 | PTV4_IN, PTV3_IN, PTV2_IN, PTV1_IN, PTV0_IN, | ||
72 | PTW6_IN, PTW4_IN, PTW3_IN, PTW2_IN, PTW1_IN, PTW0_IN, | ||
73 | PTX6_IN, PTX5_IN, PTX4_IN, PTX3_IN, PTX2_IN, PTX1_IN, PTX0_IN, | ||
74 | PTY5_IN, PTY4_IN, PTY3_IN, PTY2_IN, PTY0_IN, | ||
75 | PTZ5_IN, PTZ4_IN, PTZ3_IN, PTZ2_IN, PTZ1_IN, | ||
76 | PINMUX_INPUT_END, | ||
77 | |||
78 | PINMUX_INPUT_PULLDOWN_BEGIN, | ||
79 | PTA7_IN_PD, PTA6_IN_PD, PTA5_IN_PD, PTA4_IN_PD, | ||
80 | PTA3_IN_PD, PTA2_IN_PD, PTA1_IN_PD, PTA0_IN_PD, | ||
81 | PTE7_IN_PD, PTE6_IN_PD, PTE5_IN_PD, PTE4_IN_PD, PTE1_IN_PD, PTE0_IN_PD, | ||
82 | PTF6_IN_PD, PTF5_IN_PD, PTF4_IN_PD, PTF3_IN_PD, PTF2_IN_PD, PTF1_IN_PD, | ||
83 | PTH6_IN_PD, PTH5_IN_PD, PTH1_IN_PD, PTH0_IN_PD, | ||
84 | PTK6_IN_PD, PTK5_IN_PD, PTK4_IN_PD, PTK3_IN_PD, PTK2_IN_PD, PTK0_IN_PD, | ||
85 | PTL7_IN_PD, PTL6_IN_PD, PTL5_IN_PD, PTL4_IN_PD, | ||
86 | PTL3_IN_PD, PTL2_IN_PD, PTL1_IN_PD, PTL0_IN_PD, | ||
87 | PTM7_IN_PD, PTM6_IN_PD, PTM5_IN_PD, PTM4_IN_PD, | ||
88 | PTM3_IN_PD, PTM2_IN_PD, PTM1_IN_PD, PTM0_IN_PD, | ||
89 | PTQ5_IN_PD, PTQ4_IN_PD, PTQ3_IN_PD, PTQ2_IN_PD, | ||
90 | PTS4_IN_PD, PTS2_IN_PD, PTS1_IN_PD, | ||
91 | PTT4_IN_PD, PTT3_IN_PD, PTT2_IN_PD, PTT1_IN_PD, | ||
92 | PTU4_IN_PD, PTU3_IN_PD, PTU2_IN_PD, PTU1_IN_PD, PTU0_IN_PD, | ||
93 | PTV4_IN_PD, PTV3_IN_PD, PTV2_IN_PD, PTV1_IN_PD, PTV0_IN_PD, | ||
94 | PTW6_IN_PD, PTW4_IN_PD, PTW3_IN_PD, PTW2_IN_PD, PTW1_IN_PD, PTW0_IN_PD, | ||
95 | PTX6_IN_PD, PTX5_IN_PD, PTX4_IN_PD, | ||
96 | PTX3_IN_PD, PTX2_IN_PD, PTX1_IN_PD, PTX0_IN_PD, | ||
97 | PINMUX_INPUT_PULLDOWN_END, | ||
98 | |||
99 | PINMUX_INPUT_PULLUP_BEGIN, | ||
100 | PTC7_IN_PU, PTC5_IN_PU, | ||
101 | PTD7_IN_PU, PTD6_IN_PU, PTD5_IN_PU, PTD4_IN_PU, | ||
102 | PTD3_IN_PU, PTD2_IN_PU, PTD1_IN_PU, | ||
103 | PTJ1_IN_PU, PTJ0_IN_PU, | ||
104 | PTQ0_IN_PU, | ||
105 | PTR2_IN_PU, | ||
106 | PTX6_IN_PU, | ||
107 | PTY5_IN_PU, PTY4_IN_PU, PTY3_IN_PU, PTY2_IN_PU, PTY0_IN_PU, | ||
108 | PTZ5_IN_PU, PTZ4_IN_PU, PTZ3_IN_PU, PTZ2_IN_PU, PTZ1_IN_PU, | ||
109 | PINMUX_INPUT_PULLUP_END, | ||
110 | |||
111 | PINMUX_OUTPUT_BEGIN, | ||
112 | PTA7_OUT, PTA5_OUT, | ||
113 | PTB7_OUT, PTB6_OUT, PTB5_OUT, PTB4_OUT, | ||
114 | PTB3_OUT, PTB2_OUT, PTB1_OUT, PTB0_OUT, | ||
115 | PTC4_OUT, PTC3_OUT, PTC2_OUT, PTC0_OUT, | ||
116 | PTD6_OUT, PTD5_OUT, PTD4_OUT, | ||
117 | PTD3_OUT, PTD2_OUT, PTD1_OUT, PTD0_OUT, | ||
118 | PTE7_OUT, PTE6_OUT, PTE5_OUT, PTE4_OUT, PTE1_OUT, PTE0_OUT, | ||
119 | PTF6_OUT, PTF5_OUT, PTF4_OUT, PTF3_OUT, PTF2_OUT, PTF0_OUT, | ||
120 | PTG4_OUT, PTG3_OUT, PTG2_OUT, PTG1_OUT, PTG0_OUT, | ||
121 | PTH7_OUT, PTH6_OUT, PTH5_OUT, PTH4_OUT, | ||
122 | PTH3_OUT, PTH2_OUT, PTH1_OUT, PTH0_OUT, | ||
123 | PTJ7_OUT, PTJ6_OUT, PTJ5_OUT, PTJ1_OUT, PTJ0_OUT, | ||
124 | PTK6_OUT, PTK5_OUT, PTK4_OUT, PTK3_OUT, PTK1_OUT, PTK0_OUT, | ||
125 | PTL7_OUT, PTL6_OUT, PTL5_OUT, PTL4_OUT, | ||
126 | PTL3_OUT, PTL2_OUT, PTL1_OUT, PTL0_OUT, | ||
127 | PTM7_OUT, PTM6_OUT, PTM5_OUT, PTM4_OUT, | ||
128 | PTM3_OUT, PTM2_OUT, PTM1_OUT, PTM0_OUT, | ||
129 | PTN7_OUT, PTN6_OUT, PTN5_OUT, PTN4_OUT, | ||
130 | PTN3_OUT, PTN2_OUT, PTN1_OUT, PTN0_OUT, PTQ6_OUT, PTQ5_OUT, PTQ4_OUT, | ||
131 | PTQ3_OUT, PTQ2_OUT, PTQ1_OUT, PTQ0_OUT, | ||
132 | PTR4_OUT, PTR3_OUT, PTR1_OUT, PTR0_OUT, | ||
133 | PTS3_OUT, PTS2_OUT, PTS0_OUT, | ||
134 | PTT4_OUT, PTT3_OUT, PTT2_OUT, PTT0_OUT, | ||
135 | PTU4_OUT, PTU3_OUT, PTU2_OUT, PTU0_OUT, | ||
136 | PTV4_OUT, PTV3_OUT, PTV2_OUT, PTV1_OUT, PTV0_OUT, | ||
137 | PTW5_OUT, PTW4_OUT, PTW3_OUT, PTW2_OUT, PTW1_OUT, PTW0_OUT, | ||
138 | PTX6_OUT, PTX5_OUT, PTX4_OUT, PTX3_OUT, PTX2_OUT, PTX1_OUT, PTX0_OUT, | ||
139 | PTY5_OUT, PTY4_OUT, PTY3_OUT, PTY2_OUT, PTY1_OUT, PTY0_OUT, | ||
140 | PINMUX_OUTPUT_END, | ||
141 | |||
142 | PINMUX_MARK_BEGIN, | ||
143 | SCIF0_TXD_MARK, SCIF0_RXD_MARK, | ||
144 | SCIF0_RTS_MARK, SCIF0_CTS_MARK, SCIF0_SCK_MARK, | ||
145 | SCIF1_TXD_MARK, SCIF1_RXD_MARK, | ||
146 | SCIF1_RTS_MARK, SCIF1_CTS_MARK, SCIF1_SCK_MARK, | ||
147 | SCIF2_TXD_MARK, SCIF2_RXD_MARK, | ||
148 | SCIF2_RTS_MARK, SCIF2_CTS_MARK, SCIF2_SCK_MARK, | ||
149 | SIOTXD_MARK, SIORXD_MARK, | ||
150 | SIOD_MARK, SIOSTRB0_MARK, SIOSTRB1_MARK, | ||
151 | SIOSCK_MARK, SIOMCK_MARK, | ||
152 | VIO_D15_MARK, VIO_D14_MARK, VIO_D13_MARK, VIO_D12_MARK, | ||
153 | VIO_D11_MARK, VIO_D10_MARK, VIO_D9_MARK, VIO_D8_MARK, | ||
154 | VIO_D7_MARK, VIO_D6_MARK, VIO_D5_MARK, VIO_D4_MARK, | ||
155 | VIO_D3_MARK, VIO_D2_MARK, VIO_D1_MARK, VIO_D0_MARK, | ||
156 | VIO_CLK_MARK, VIO_VD_MARK, VIO_HD_MARK, VIO_FLD_MARK, | ||
157 | VIO_CKO_MARK, VIO_STEX_MARK, VIO_STEM_MARK, VIO_VD2_MARK, | ||
158 | VIO_HD2_MARK, VIO_CLK2_MARK, | ||
159 | LCDD23_MARK, LCDD22_MARK, LCDD21_MARK, LCDD20_MARK, | ||
160 | LCDD19_MARK, LCDD18_MARK, LCDD17_MARK, LCDD16_MARK, | ||
161 | LCDD15_MARK, LCDD14_MARK, LCDD13_MARK, LCDD12_MARK, | ||
162 | LCDD11_MARK, LCDD10_MARK, LCDD9_MARK, LCDD8_MARK, | ||
163 | LCDD7_MARK, LCDD6_MARK, LCDD5_MARK, LCDD4_MARK, | ||
164 | LCDD3_MARK, LCDD2_MARK, LCDD1_MARK, LCDD0_MARK, | ||
165 | LCDLCLK_MARK, LCDDON_MARK, LCDVCPWC_MARK, LCDVEPWC_MARK, | ||
166 | LCDVSYN_MARK, LCDDCK_MARK, LCDHSYN_MARK, LCDDISP_MARK, | ||
167 | LCDRS_MARK, LCDCS_MARK, LCDWR_MARK, LCDRD_MARK, | ||
168 | LCDDON2_MARK, LCDVCPWC2_MARK, LCDVEPWC2_MARK, LCDVSYN2_MARK, | ||
169 | LCDCS2_MARK, | ||
170 | IOIS16_MARK, A25_MARK, A24_MARK, A23_MARK, A22_MARK, | ||
171 | BS_MARK, CS6B_CE1B_MARK, WAIT_MARK, CS6A_CE2B_MARK, | ||
172 | HPD63_MARK, HPD62_MARK, HPD61_MARK, HPD60_MARK, | ||
173 | HPD59_MARK, HPD58_MARK, HPD57_MARK, HPD56_MARK, | ||
174 | HPD55_MARK, HPD54_MARK, HPD53_MARK, HPD52_MARK, | ||
175 | HPD51_MARK, HPD50_MARK, HPD49_MARK, HPD48_MARK, | ||
176 | HPDQM7_MARK, HPDQM6_MARK, HPDQM5_MARK, HPDQM4_MARK, | ||
177 | IRQ0_MARK, IRQ1_MARK, IRQ2_MARK, IRQ3_MARK, | ||
178 | IRQ4_MARK, IRQ5_MARK, IRQ6_MARK, IRQ7_MARK, | ||
179 | SDHICD_MARK, SDHIWP_MARK, SDHID3_MARK, SDHID2_MARK, | ||
180 | SDHID1_MARK, SDHID0_MARK, SDHICMD_MARK, SDHICLK_MARK, | ||
181 | SIUAOLR_MARK, SIUAOBT_MARK, SIUAISLD_MARK, SIUAILR_MARK, | ||
182 | SIUAIBT_MARK, SIUAOSLD_MARK, SIUMCKA_MARK, SIUFCKA_MARK, | ||
183 | SIUBOLR_MARK, SIUBOBT_MARK, SIUBISLD_MARK, SIUBILR_MARK, | ||
184 | SIUBIBT_MARK, SIUBOSLD_MARK, SIUMCKB_MARK, SIUFCKB_MARK, | ||
185 | AUDSYNC_MARK, AUDATA3_MARK, AUDATA2_MARK, AUDATA1_MARK, AUDATA0_MARK, | ||
186 | DACK_MARK, DREQ0_MARK, | ||
187 | DV_CLKI_MARK, DV_CLK_MARK, DV_HSYNC_MARK, DV_VSYNC_MARK, | ||
188 | DV_D15_MARK, DV_D14_MARK, DV_D13_MARK, DV_D12_MARK, | ||
189 | DV_D11_MARK, DV_D10_MARK, DV_D9_MARK, DV_D8_MARK, | ||
190 | DV_D7_MARK, DV_D6_MARK, DV_D5_MARK, DV_D4_MARK, | ||
191 | DV_D3_MARK, DV_D2_MARK, DV_D1_MARK, DV_D0_MARK, | ||
192 | STATUS0_MARK, PDSTATUS_MARK, | ||
193 | SIOF0_MCK_MARK, SIOF0_SCK_MARK, | ||
194 | SIOF0_SYNC_MARK, SIOF0_SS1_MARK, SIOF0_SS2_MARK, | ||
195 | SIOF0_TXD_MARK, SIOF0_RXD_MARK, | ||
196 | SIOF1_MCK_MARK, SIOF1_SCK_MARK, | ||
197 | SIOF1_SYNC_MARK, SIOF1_SS1_MARK, SIOF1_SS2_MARK, | ||
198 | SIOF1_TXD_MARK, SIOF1_RXD_MARK, | ||
199 | SIM_D_MARK, SIM_CLK_MARK, SIM_RST_MARK, | ||
200 | TS_SDAT_MARK, TS_SCK_MARK, TS_SDEN_MARK, TS_SPSYNC_MARK, | ||
201 | IRDA_IN_MARK, IRDA_OUT_MARK, | ||
202 | TPUTO_MARK, | ||
203 | FCE_MARK, NAF7_MARK, NAF6_MARK, NAF5_MARK, NAF4_MARK, | ||
204 | NAF3_MARK, NAF2_MARK, NAF1_MARK, NAF0_MARK, FCDE_MARK, | ||
205 | FOE_MARK, FSC_MARK, FWE_MARK, FRB_MARK, | ||
206 | KEYIN0_MARK, KEYIN1_MARK, KEYIN2_MARK, KEYIN3_MARK, KEYIN4_MARK, | ||
207 | KEYOUT0_MARK, KEYOUT1_MARK, KEYOUT2_MARK, KEYOUT3_MARK, | ||
208 | KEYOUT4_IN6_MARK, KEYOUT5_IN5_MARK, | ||
209 | PINMUX_MARK_END, | ||
210 | |||
211 | PINMUX_FUNCTION_BEGIN, | ||
212 | VIO_D7_SCIF1_SCK, VIO_D6_SCIF1_RXD, VIO_D5_SCIF1_TXD, VIO_D4, | ||
213 | VIO_D3, VIO_D2, VIO_D1, VIO_D0_LCDLCLK, | ||
214 | HPD55, HPD54, HPD53, HPD52, HPD51, HPD50, HPD49, HPD48, | ||
215 | IOIS16, HPDQM7, HPDQM6, HPDQM5, HPDQM4, | ||
216 | SDHICD, SDHIWP, SDHID3, IRQ2_SDHID2, SDHID1, SDHID0, SDHICMD, SDHICLK, | ||
217 | A25, A24, A23, A22, IRQ5, IRQ4_BS, | ||
218 | PTF6, SIOSCK_SIUBOBT, SIOSTRB1_SIUBOLR, | ||
219 | SIOSTRB0_SIUBIBT, SIOD_SIUBILR, SIORXD_SIUBISLD, SIOTXD_SIUBOSLD, | ||
220 | AUDSYNC, AUDATA3, AUDATA2, AUDATA1, AUDATA0, | ||
221 | LCDVCPWC_LCDVCPWC2, LCDVSYN2_DACK, LCDVSYN, LCDDISP_LCDRS, | ||
222 | LCDHSYN_LCDCS, LCDDON_LCDDON2, LCDD17_DV_HSYNC, LCDD16_DV_VSYNC, | ||
223 | STATUS0, PDSTATUS, IRQ1, IRQ0, | ||
224 | SIUAILR_SIOF1_SS2, SIUAIBT_SIOF1_SS1, SIUAOLR_SIOF1_SYNC, | ||
225 | SIUAOBT_SIOF1_SCK, SIUAISLD_SIOF1_RXD, SIUAOSLD_SIOF1_TXD, PTK0, | ||
226 | LCDD15_DV_D15, LCDD14_DV_D14, LCDD13_DV_D13, LCDD12_DV_D12, | ||
227 | LCDD11_DV_D11, LCDD10_DV_D10, LCDD9_DV_D9, LCDD8_DV_D8, | ||
228 | LCDD7_DV_D7, LCDD6_DV_D6, LCDD5_DV_D5, LCDD4_DV_D4, | ||
229 | LCDD3_DV_D3, LCDD2_DV_D2, LCDD1_DV_D1, LCDD0_DV_D0, | ||
230 | HPD63, HPD62, HPD61, HPD60, HPD59, HPD58, HPD57, HPD56, | ||
231 | SIOF0_SS2_SIM_RST, SIOF0_SS1_TS_SPSYNC, SIOF0_SYNC_TS_SDEN, | ||
232 | SIOF0_SCK_TS_SCK, PTQ2, PTQ1, PTQ0, | ||
233 | LCDRD, CS6B_CE1B_LCDCS2, WAIT, LCDDCK_LCDWR, LCDVEPWC_LCDVEPWC2, | ||
234 | SCIF0_CTS_SIUAISPD, SCIF0_RTS_SIUAOSPD, | ||
235 | SCIF0_SCK_TPUTO, SCIF0_RXD, SCIF0_TXD, | ||
236 | FOE_VIO_VD2, FWE, FSC, DREQ0, FCDE, | ||
237 | NAF2_VIO_D10, NAF1_VIO_D9, NAF0_VIO_D8, | ||
238 | FRB_VIO_CLK2, FCE_VIO_HD2, | ||
239 | NAF7_VIO_D15, NAF6_VIO_D14, NAF5_VIO_D13, NAF4_VIO_D12, NAF3_VIO_D11, | ||
240 | VIO_FLD_SCIF2_CTS, VIO_CKO_SCIF2_RTS, VIO_STEX_SCIF2_SCK, | ||
241 | VIO_STEM_SCIF2_TXD, VIO_HD_SCIF2_RXD, | ||
242 | VIO_VD_SCIF1_CTS, VIO_CLK_SCIF1_RTS, | ||
243 | CS6A_CE2B, LCDD23, LCDD22, LCDD21, LCDD20, | ||
244 | LCDD19_DV_CLKI, LCDD18_DV_CLK, | ||
245 | KEYOUT5_IN5, KEYOUT4_IN6, KEYOUT3, KEYOUT2, KEYOUT1, KEYOUT0, | ||
246 | KEYIN4_IRQ7, KEYIN3, KEYIN2, KEYIN1, KEYIN0_IRQ6, | ||
247 | |||
248 | PSA15_KEYIN0, PSA15_IRQ6, PSA14_KEYIN4, PSA14_IRQ7, | ||
249 | PSA9_IRQ4, PSA9_BS, PSA4_IRQ2, PSA4_SDHID2, | ||
250 | PSB15_SIOTXD, PSB15_SIUBOSLD, PSB14_SIORXD, PSB14_SIUBISLD, | ||
251 | PSB13_SIOD, PSB13_SIUBILR, PSB12_SIOSTRB0, PSB12_SIUBIBT, | ||
252 | PSB11_SIOSTRB1, PSB11_SIUBOLR, PSB10_SIOSCK, PSB10_SIUBOBT, | ||
253 | PSB9_SIOMCK, PSB9_SIUMCKB, PSB8_SIOF0_MCK, PSB8_IRQ3, | ||
254 | PSB7_SIOF0_TXD, PSB7_IRDA_OUT, PSB6_SIOF0_RXD, PSB6_IRDA_IN, | ||
255 | PSB5_SIOF0_SCK, PSB5_TS_SCK, PSB4_SIOF0_SYNC, PSB4_TS_SDEN, | ||
256 | PSB3_SIOF0_SS1, PSB3_TS_SPSYNC, PSB2_SIOF0_SS2, PSB2_SIM_RST, | ||
257 | PSB1_SIUMCKA, PSB1_SIOF1_MCK, PSB0_SIUAOSLD, PSB0_SIOF1_TXD, | ||
258 | PSC15_SIUAISLD, PSC15_SIOF1_RXD, PSC14_SIUAOBT, PSC14_SIOF1_SCK, | ||
259 | PSC13_SIUAOLR, PSC13_SIOF1_SYNC, PSC12_SIUAIBT, PSC12_SIOF1_SS1, | ||
260 | PSC11_SIUAILR, PSC11_SIOF1_SS2, PSC0_NAF, PSC0_VIO, | ||
261 | PSD13_VIO, PSD13_SCIF2, PSD12_VIO, PSD12_SCIF1, | ||
262 | PSD11_VIO, PSD11_SCIF1, PSD10_VIO_D0, PSD10_LCDLCLK, | ||
263 | PSD9_SIOMCK_SIUMCKB, PSD9_SIUFCKB, PSD8_SCIF0_SCK, PSD8_TPUTO, | ||
264 | PSD7_SCIF0_RTS, PSD7_SIUAOSPD, PSD6_SCIF0_CTS, PSD6_SIUAISPD, | ||
265 | PSD5_CS6B_CE1B, PSD5_LCDCS2, | ||
266 | PSD3_LCDVEPWC_LCDVCPWC, PSD3_LCDVEPWC2_LCDVCPWC2, | ||
267 | PSD2_LCDDON, PSD2_LCDDON2, PSD0_LCDD19_LCDD0, PSD0_DV, | ||
268 | PSE15_SIOF0_MCK_IRQ3, PSE15_SIM_D, | ||
269 | PSE14_SIOF0_TXD_IRDA_OUT, PSE14_SIM_CLK, | ||
270 | PSE13_SIOF0_RXD_IRDA_IN, PSE13_TS_SDAT, PSE12_LCDVSYN2, PSE12_DACK, | ||
271 | PSE11_SIUMCKA_SIOF1_MCK, PSE11_SIUFCKA, | ||
272 | PSE3_FLCTL, PSE3_VIO, PSE2_NAF2, PSE2_VIO_D10, | ||
273 | PSE1_NAF1, PSE1_VIO_D9, PSE0_NAF0, PSE0_VIO_D8, | ||
274 | |||
275 | HIZA14_KEYSC, HIZA14_HIZ, | ||
276 | HIZA10_NAF, HIZA10_HIZ, | ||
277 | HIZA9_VIO, HIZA9_HIZ, | ||
278 | HIZA8_LCDC, HIZA8_HIZ, | ||
279 | HIZA7_LCDC, HIZA7_HIZ, | ||
280 | HIZA6_LCDC, HIZA6_HIZ, | ||
281 | HIZB1_VIO, HIZB1_HIZ, | ||
282 | HIZB0_VIO, HIZB0_HIZ, | ||
283 | HIZC15_IRQ7, HIZC15_HIZ, | ||
284 | HIZC14_IRQ6, HIZC14_HIZ, | ||
285 | HIZC13_IRQ5, HIZC13_HIZ, | ||
286 | HIZC12_IRQ4, HIZC12_HIZ, | ||
287 | HIZC11_IRQ3, HIZC11_HIZ, | ||
288 | HIZC10_IRQ2, HIZC10_HIZ, | ||
289 | HIZC9_IRQ1, HIZC9_HIZ, | ||
290 | HIZC8_IRQ0, HIZC8_HIZ, | ||
291 | MSELB9_VIO, MSELB9_VIO2, | ||
292 | MSELB8_RGB, MSELB8_SYS, | ||
293 | PINMUX_FUNCTION_END, | ||
294 | }; | ||
295 | |||
296 | static pinmux_enum_t pinmux_data[] = { | ||
297 | /* PTA */ | ||
298 | PINMUX_DATA(PTA7_DATA, PTA7_IN, PTA7_IN_PD, PTA7_OUT), | ||
299 | PINMUX_DATA(PTA6_DATA, PTA6_IN, PTA6_IN_PD), | ||
300 | PINMUX_DATA(PTA5_DATA, PTA5_IN, PTA5_IN_PD, PTA5_OUT), | ||
301 | PINMUX_DATA(PTA4_DATA, PTA4_IN, PTA4_IN_PD), | ||
302 | PINMUX_DATA(PTA3_DATA, PTA3_IN, PTA3_IN_PD), | ||
303 | PINMUX_DATA(PTA2_DATA, PTA2_IN, PTA2_IN_PD), | ||
304 | PINMUX_DATA(PTA1_DATA, PTA1_IN, PTA1_IN_PD), | ||
305 | PINMUX_DATA(PTA0_DATA, PTA0_IN, PTA0_IN_PD), | ||
306 | |||
307 | /* PTB */ | ||
308 | PINMUX_DATA(PTB7_DATA, PTB7_IN, PTB7_OUT), | ||
309 | PINMUX_DATA(PTB6_DATA, PTB6_IN, PTB6_OUT), | ||
310 | PINMUX_DATA(PTB5_DATA, PTB5_IN, PTB5_OUT), | ||
311 | PINMUX_DATA(PTB4_DATA, PTB4_IN, PTB4_OUT), | ||
312 | PINMUX_DATA(PTB3_DATA, PTB3_IN, PTB3_OUT), | ||
313 | PINMUX_DATA(PTB2_DATA, PTB2_IN, PTB2_OUT), | ||
314 | PINMUX_DATA(PTB1_DATA, PTB1_IN, PTB1_OUT), | ||
315 | PINMUX_DATA(PTB0_DATA, PTB0_IN, PTB0_OUT), | ||
316 | |||
317 | /* PTC */ | ||
318 | PINMUX_DATA(PTC7_DATA, PTC7_IN, PTC7_IN_PU), | ||
319 | PINMUX_DATA(PTC5_DATA, PTC5_IN, PTC5_IN_PU), | ||
320 | PINMUX_DATA(PTC4_DATA, PTC4_IN, PTC4_OUT), | ||
321 | PINMUX_DATA(PTC3_DATA, PTC3_IN, PTC3_OUT), | ||
322 | PINMUX_DATA(PTC2_DATA, PTC2_IN, PTC2_OUT), | ||
323 | PINMUX_DATA(PTC0_DATA, PTC0_IN, PTC0_OUT), | ||
324 | |||
325 | /* PTD */ | ||
326 | PINMUX_DATA(PTD7_DATA, PTD7_IN, PTD7_IN_PU), | ||
327 | PINMUX_DATA(PTD6_DATA, PTD6_OUT, PTD6_IN, PTD6_IN_PU), | ||
328 | PINMUX_DATA(PTD5_DATA, PTD5_OUT, PTD5_IN, PTD5_IN_PU), | ||
329 | PINMUX_DATA(PTD4_DATA, PTD4_OUT, PTD4_IN, PTD4_IN_PU), | ||
330 | PINMUX_DATA(PTD3_DATA, PTD3_OUT, PTD3_IN, PTD3_IN_PU), | ||
331 | PINMUX_DATA(PTD2_DATA, PTD2_OUT, PTD2_IN, PTD2_IN_PU), | ||
332 | PINMUX_DATA(PTD1_DATA, PTD1_OUT, PTD1_IN, PTD1_IN_PU), | ||
333 | PINMUX_DATA(PTD0_DATA, PTD0_OUT), | ||
334 | |||
335 | /* PTE */ | ||
336 | PINMUX_DATA(PTE7_DATA, PTE7_OUT, PTE7_IN, PTE7_IN_PD), | ||
337 | PINMUX_DATA(PTE6_DATA, PTE6_OUT, PTE6_IN, PTE6_IN_PD), | ||
338 | PINMUX_DATA(PTE5_DATA, PTE5_OUT, PTE5_IN, PTE5_IN_PD), | ||
339 | PINMUX_DATA(PTE4_DATA, PTE4_OUT, PTE4_IN, PTE4_IN_PD), | ||
340 | PINMUX_DATA(PTE1_DATA, PTE1_OUT, PTE1_IN, PTE1_IN_PD), | ||
341 | PINMUX_DATA(PTE0_DATA, PTE0_OUT, PTE0_IN, PTE0_IN_PD), | ||
342 | |||
343 | /* PTF */ | ||
344 | PINMUX_DATA(PTF6_DATA, PTF6_OUT, PTF6_IN, PTF6_IN_PD), | ||
345 | PINMUX_DATA(PTF5_DATA, PTF5_OUT, PTF5_IN, PTF5_IN_PD), | ||
346 | PINMUX_DATA(PTF4_DATA, PTF4_OUT, PTF4_IN, PTF4_IN_PD), | ||
347 | PINMUX_DATA(PTF3_DATA, PTF3_OUT, PTF3_IN, PTF3_IN_PD), | ||
348 | PINMUX_DATA(PTF2_DATA, PTF2_OUT, PTF2_IN, PTF2_IN_PD), | ||
349 | PINMUX_DATA(PTF1_DATA, PTF1_IN, PTF1_IN_PD), | ||
350 | PINMUX_DATA(PTF0_DATA, PTF0_OUT), | ||
351 | |||
352 | /* PTG */ | ||
353 | PINMUX_DATA(PTG4_DATA, PTG4_OUT), | ||
354 | PINMUX_DATA(PTG3_DATA, PTG3_OUT), | ||
355 | PINMUX_DATA(PTG2_DATA, PTG2_OUT), | ||
356 | PINMUX_DATA(PTG1_DATA, PTG1_OUT), | ||
357 | PINMUX_DATA(PTG0_DATA, PTG0_OUT), | ||
358 | |||
359 | /* PTH */ | ||
360 | PINMUX_DATA(PTH7_DATA, PTH7_OUT), | ||
361 | PINMUX_DATA(PTH6_DATA, PTH6_OUT, PTH6_IN, PTH6_IN_PD), | ||
362 | PINMUX_DATA(PTH5_DATA, PTH5_OUT, PTH5_IN, PTH5_IN_PD), | ||
363 | PINMUX_DATA(PTH4_DATA, PTH4_OUT), | ||
364 | PINMUX_DATA(PTH3_DATA, PTH3_OUT), | ||
365 | PINMUX_DATA(PTH2_DATA, PTH2_OUT), | ||
366 | PINMUX_DATA(PTH1_DATA, PTH1_OUT, PTH1_IN, PTH1_IN_PD), | ||
367 | PINMUX_DATA(PTH0_DATA, PTH0_OUT, PTH0_IN, PTH0_IN_PD), | ||
368 | |||
369 | /* PTJ */ | ||
370 | PINMUX_DATA(PTJ7_DATA, PTJ7_OUT), | ||
371 | PINMUX_DATA(PTJ6_DATA, PTJ6_OUT), | ||
372 | PINMUX_DATA(PTJ5_DATA, PTJ5_OUT), | ||
373 | PINMUX_DATA(PTJ1_DATA, PTJ1_OUT, PTJ1_IN, PTJ1_IN_PU), | ||
374 | PINMUX_DATA(PTJ0_DATA, PTJ0_OUT, PTJ0_IN, PTJ0_IN_PU), | ||
375 | |||
376 | /* PTK */ | ||
377 | PINMUX_DATA(PTK6_DATA, PTK6_OUT, PTK6_IN, PTK6_IN_PD), | ||
378 | PINMUX_DATA(PTK5_DATA, PTK5_OUT, PTK5_IN, PTK5_IN_PD), | ||
379 | PINMUX_DATA(PTK4_DATA, PTK4_OUT, PTK4_IN, PTK4_IN_PD), | ||
380 | PINMUX_DATA(PTK3_DATA, PTK3_OUT, PTK3_IN, PTK3_IN_PD), | ||
381 | PINMUX_DATA(PTK2_DATA, PTK2_IN, PTK2_IN_PD), | ||
382 | PINMUX_DATA(PTK1_DATA, PTK1_OUT), | ||
383 | PINMUX_DATA(PTK0_DATA, PTK0_OUT, PTK0_IN, PTK0_IN_PD), | ||
384 | |||
385 | /* PTL */ | ||
386 | PINMUX_DATA(PTL7_DATA, PTL7_OUT, PTL7_IN, PTL7_IN_PD), | ||
387 | PINMUX_DATA(PTL6_DATA, PTL6_OUT, PTL6_IN, PTL6_IN_PD), | ||
388 | PINMUX_DATA(PTL5_DATA, PTL5_OUT, PTL5_IN, PTL5_IN_PD), | ||
389 | PINMUX_DATA(PTL4_DATA, PTL4_OUT, PTL4_IN, PTL4_IN_PD), | ||
390 | PINMUX_DATA(PTL3_DATA, PTL3_OUT, PTL3_IN, PTL3_IN_PD), | ||
391 | PINMUX_DATA(PTL2_DATA, PTL2_OUT, PTL2_IN, PTL2_IN_PD), | ||
392 | PINMUX_DATA(PTL1_DATA, PTL1_OUT, PTL1_IN, PTL1_IN_PD), | ||
393 | PINMUX_DATA(PTL0_DATA, PTL0_OUT, PTL0_IN, PTL0_IN_PD), | ||
394 | |||
395 | /* PTM */ | ||
396 | PINMUX_DATA(PTM7_DATA, PTM7_OUT, PTM7_IN, PTM7_IN_PD), | ||
397 | PINMUX_DATA(PTM6_DATA, PTM6_OUT, PTM6_IN, PTM6_IN_PD), | ||
398 | PINMUX_DATA(PTM5_DATA, PTM5_OUT, PTM5_IN, PTM5_IN_PD), | ||
399 | PINMUX_DATA(PTM4_DATA, PTM4_OUT, PTM4_IN, PTM4_IN_PD), | ||
400 | PINMUX_DATA(PTM3_DATA, PTM3_OUT, PTM3_IN, PTM3_IN_PD), | ||
401 | PINMUX_DATA(PTM2_DATA, PTM2_OUT, PTM2_IN, PTM2_IN_PD), | ||
402 | PINMUX_DATA(PTM1_DATA, PTM1_OUT, PTM1_IN, PTM1_IN_PD), | ||
403 | PINMUX_DATA(PTM0_DATA, PTM0_OUT, PTM0_IN, PTM0_IN_PD), | ||
404 | |||
405 | /* PTN */ | ||
406 | PINMUX_DATA(PTN7_DATA, PTN7_OUT, PTN7_IN), | ||
407 | PINMUX_DATA(PTN6_DATA, PTN6_OUT, PTN6_IN), | ||
408 | PINMUX_DATA(PTN5_DATA, PTN5_OUT, PTN5_IN), | ||
409 | PINMUX_DATA(PTN4_DATA, PTN4_OUT, PTN4_IN), | ||
410 | PINMUX_DATA(PTN3_DATA, PTN3_OUT, PTN3_IN), | ||
411 | PINMUX_DATA(PTN2_DATA, PTN2_OUT, PTN2_IN), | ||
412 | PINMUX_DATA(PTN1_DATA, PTN1_OUT, PTN1_IN), | ||
413 | PINMUX_DATA(PTN0_DATA, PTN0_OUT, PTN0_IN), | ||
414 | |||
415 | /* PTQ */ | ||
416 | PINMUX_DATA(PTQ6_DATA, PTQ6_OUT), | ||
417 | PINMUX_DATA(PTQ5_DATA, PTQ5_OUT, PTQ5_IN, PTQ5_IN_PD), | ||
418 | PINMUX_DATA(PTQ4_DATA, PTQ4_OUT, PTQ4_IN, PTQ4_IN_PD), | ||
419 | PINMUX_DATA(PTQ3_DATA, PTQ3_OUT, PTQ3_IN, PTQ3_IN_PD), | ||
420 | PINMUX_DATA(PTQ2_DATA, PTQ2_IN, PTQ2_IN_PD), | ||
421 | PINMUX_DATA(PTQ1_DATA, PTQ1_OUT), | ||
422 | PINMUX_DATA(PTQ0_DATA, PTQ0_OUT, PTQ0_IN, PTQ0_IN_PU), | ||
423 | |||
424 | /* PTR */ | ||
425 | PINMUX_DATA(PTR4_DATA, PTR4_OUT), | ||
426 | PINMUX_DATA(PTR3_DATA, PTR3_OUT), | ||
427 | PINMUX_DATA(PTR2_DATA, PTR2_IN, PTR2_IN_PU), | ||
428 | PINMUX_DATA(PTR1_DATA, PTR1_OUT), | ||
429 | PINMUX_DATA(PTR0_DATA, PTR0_OUT), | ||
430 | |||
431 | /* PTS */ | ||
432 | PINMUX_DATA(PTS4_DATA, PTS4_IN, PTS4_IN_PD), | ||
433 | PINMUX_DATA(PTS3_DATA, PTS3_OUT), | ||
434 | PINMUX_DATA(PTS2_DATA, PTS2_OUT, PTS2_IN, PTS2_IN_PD), | ||
435 | PINMUX_DATA(PTS1_DATA, PTS1_IN, PTS1_IN_PD), | ||
436 | PINMUX_DATA(PTS0_DATA, PTS0_OUT), | ||
437 | |||
438 | /* PTT */ | ||
439 | PINMUX_DATA(PTT4_DATA, PTT4_OUT, PTT4_IN, PTT4_IN_PD), | ||
440 | PINMUX_DATA(PTT3_DATA, PTT3_OUT, PTT3_IN, PTT3_IN_PD), | ||
441 | PINMUX_DATA(PTT2_DATA, PTT2_OUT, PTT2_IN, PTT2_IN_PD), | ||
442 | PINMUX_DATA(PTT1_DATA, PTT1_IN, PTT1_IN_PD), | ||
443 | PINMUX_DATA(PTT0_DATA, PTT0_OUT), | ||
444 | |||
445 | /* PTU */ | ||
446 | PINMUX_DATA(PTU4_DATA, PTU4_OUT, PTU4_IN, PTU4_IN_PD), | ||
447 | PINMUX_DATA(PTU3_DATA, PTU3_OUT, PTU3_IN, PTU3_IN_PD), | ||
448 | PINMUX_DATA(PTU2_DATA, PTU2_OUT, PTU2_IN, PTU2_IN_PD), | ||
449 | PINMUX_DATA(PTU1_DATA, PTU1_IN, PTU1_IN_PD), | ||
450 | PINMUX_DATA(PTU0_DATA, PTU0_OUT, PTU0_IN, PTU0_IN_PD), | ||
451 | |||
452 | /* PTV */ | ||
453 | PINMUX_DATA(PTV4_DATA, PTV4_OUT, PTV4_IN, PTV4_IN_PD), | ||
454 | PINMUX_DATA(PTV3_DATA, PTV3_OUT, PTV3_IN, PTV3_IN_PD), | ||
455 | PINMUX_DATA(PTV2_DATA, PTV2_OUT, PTV2_IN, PTV2_IN_PD), | ||
456 | PINMUX_DATA(PTV1_DATA, PTV1_OUT, PTV1_IN, PTV1_IN_PD), | ||
457 | PINMUX_DATA(PTV0_DATA, PTV0_OUT, PTV0_IN, PTV0_IN_PD), | ||
458 | |||
459 | /* PTW */ | ||
460 | PINMUX_DATA(PTW6_DATA, PTW6_IN, PTW6_IN_PD), | ||
461 | PINMUX_DATA(PTW5_DATA, PTW5_OUT), | ||
462 | PINMUX_DATA(PTW4_DATA, PTW4_OUT, PTW4_IN, PTW4_IN_PD), | ||
463 | PINMUX_DATA(PTW3_DATA, PTW3_OUT, PTW3_IN, PTW3_IN_PD), | ||
464 | PINMUX_DATA(PTW2_DATA, PTW2_OUT, PTW2_IN, PTW2_IN_PD), | ||
465 | PINMUX_DATA(PTW1_DATA, PTW1_OUT, PTW1_IN, PTW1_IN_PD), | ||
466 | PINMUX_DATA(PTW0_DATA, PTW0_OUT, PTW0_IN, PTW0_IN_PD), | ||
467 | |||
468 | /* PTX */ | ||
469 | PINMUX_DATA(PTX6_DATA, PTX6_OUT, PTX6_IN, PTX6_IN_PD), | ||
470 | PINMUX_DATA(PTX5_DATA, PTX5_OUT, PTX5_IN, PTX5_IN_PD), | ||
471 | PINMUX_DATA(PTX4_DATA, PTX4_OUT, PTX4_IN, PTX4_IN_PD), | ||
472 | PINMUX_DATA(PTX3_DATA, PTX3_OUT, PTX3_IN, PTX3_IN_PD), | ||
473 | PINMUX_DATA(PTX2_DATA, PTX2_OUT, PTX2_IN, PTX2_IN_PD), | ||
474 | PINMUX_DATA(PTX1_DATA, PTX1_OUT, PTX1_IN, PTX1_IN_PD), | ||
475 | PINMUX_DATA(PTX0_DATA, PTX0_OUT, PTX0_IN, PTX0_IN_PD), | ||
476 | |||
477 | /* PTY */ | ||
478 | PINMUX_DATA(PTY5_DATA, PTY5_OUT, PTY5_IN, PTY5_IN_PU), | ||
479 | PINMUX_DATA(PTY4_DATA, PTY4_OUT, PTY4_IN, PTY4_IN_PU), | ||
480 | PINMUX_DATA(PTY3_DATA, PTY3_OUT, PTY3_IN, PTY3_IN_PU), | ||
481 | PINMUX_DATA(PTY2_DATA, PTY2_OUT, PTY2_IN, PTY2_IN_PU), | ||
482 | PINMUX_DATA(PTY1_DATA, PTY1_OUT), | ||
483 | PINMUX_DATA(PTY0_DATA, PTY0_OUT, PTY0_IN, PTY0_IN_PU), | ||
484 | |||
485 | /* PTZ */ | ||
486 | PINMUX_DATA(PTZ5_DATA, PTZ5_IN, PTZ5_IN_PU), | ||
487 | PINMUX_DATA(PTZ4_DATA, PTZ4_IN, PTZ4_IN_PU), | ||
488 | PINMUX_DATA(PTZ3_DATA, PTZ3_IN, PTZ3_IN_PU), | ||
489 | PINMUX_DATA(PTZ2_DATA, PTZ2_IN, PTZ2_IN_PU), | ||
490 | PINMUX_DATA(PTZ1_DATA, PTZ1_IN, PTZ1_IN_PU), | ||
491 | |||
492 | /* SCIF0 */ | ||
493 | PINMUX_DATA(SCIF0_TXD_MARK, SCIF0_TXD), | ||
494 | PINMUX_DATA(SCIF0_RXD_MARK, SCIF0_RXD), | ||
495 | PINMUX_DATA(SCIF0_RTS_MARK, PSD7_SCIF0_RTS, SCIF0_RTS_SIUAOSPD), | ||
496 | PINMUX_DATA(SCIF0_CTS_MARK, PSD6_SCIF0_CTS, SCIF0_CTS_SIUAISPD), | ||
497 | PINMUX_DATA(SCIF0_SCK_MARK, PSD8_SCIF0_SCK, SCIF0_SCK_TPUTO), | ||
498 | |||
499 | /* SCIF1 */ | ||
500 | PINMUX_DATA(SCIF1_TXD_MARK, PSD11_SCIF1, VIO_D5_SCIF1_TXD), | ||
501 | PINMUX_DATA(SCIF1_RXD_MARK, PSD11_SCIF1, VIO_D6_SCIF1_RXD), | ||
502 | PINMUX_DATA(SCIF1_RTS_MARK, PSD12_SCIF1, VIO_CLK_SCIF1_RTS), | ||
503 | PINMUX_DATA(SCIF1_CTS_MARK, PSD12_SCIF1, VIO_VD_SCIF1_CTS), | ||
504 | PINMUX_DATA(SCIF1_SCK_MARK, PSD11_SCIF1, VIO_D7_SCIF1_SCK), | ||
505 | |||
506 | /* SCIF2 */ | ||
507 | PINMUX_DATA(SCIF2_TXD_MARK, PSD13_SCIF2, VIO_STEM_SCIF2_TXD), | ||
508 | PINMUX_DATA(SCIF2_RXD_MARK, PSD13_SCIF2, VIO_HD_SCIF2_RXD), | ||
509 | PINMUX_DATA(SCIF2_RTS_MARK, PSD13_SCIF2, VIO_CKO_SCIF2_RTS), | ||
510 | PINMUX_DATA(SCIF2_CTS_MARK, PSD13_SCIF2, VIO_FLD_SCIF2_CTS), | ||
511 | PINMUX_DATA(SCIF2_SCK_MARK, PSD13_SCIF2, VIO_STEX_SCIF2_SCK), | ||
512 | |||
513 | /* SIO */ | ||
514 | PINMUX_DATA(SIOTXD_MARK, PSB15_SIOTXD, SIOTXD_SIUBOSLD), | ||
515 | PINMUX_DATA(SIORXD_MARK, PSB14_SIORXD, SIORXD_SIUBISLD), | ||
516 | PINMUX_DATA(SIOD_MARK, PSB13_SIOD, SIOD_SIUBILR), | ||
517 | PINMUX_DATA(SIOSTRB0_MARK, PSB12_SIOSTRB0, SIOSTRB0_SIUBIBT), | ||
518 | PINMUX_DATA(SIOSTRB1_MARK, PSB11_SIOSTRB1, SIOSTRB1_SIUBOLR), | ||
519 | PINMUX_DATA(SIOSCK_MARK, PSB10_SIOSCK, SIOSCK_SIUBOBT), | ||
520 | PINMUX_DATA(SIOMCK_MARK, PSD9_SIOMCK_SIUMCKB, PSB9_SIOMCK, PTF6), | ||
521 | |||
522 | /* CEU */ | ||
523 | PINMUX_DATA(VIO_D15_MARK, PSC0_VIO, HIZA10_NAF, NAF7_VIO_D15), | ||
524 | PINMUX_DATA(VIO_D14_MARK, PSC0_VIO, HIZA10_NAF, NAF6_VIO_D14), | ||
525 | PINMUX_DATA(VIO_D13_MARK, PSC0_VIO, HIZA10_NAF, NAF5_VIO_D13), | ||
526 | PINMUX_DATA(VIO_D12_MARK, PSC0_VIO, HIZA10_NAF, NAF4_VIO_D12), | ||
527 | PINMUX_DATA(VIO_D11_MARK, PSC0_VIO, HIZA10_NAF, NAF3_VIO_D11), | ||
528 | PINMUX_DATA(VIO_D10_MARK, PSE2_VIO_D10, HIZB0_VIO, NAF2_VIO_D10), | ||
529 | PINMUX_DATA(VIO_D9_MARK, PSE1_VIO_D9, HIZB0_VIO, NAF1_VIO_D9), | ||
530 | PINMUX_DATA(VIO_D8_MARK, PSE0_VIO_D8, HIZB0_VIO, NAF0_VIO_D8), | ||
531 | PINMUX_DATA(VIO_D7_MARK, PSD11_VIO, VIO_D7_SCIF1_SCK), | ||
532 | PINMUX_DATA(VIO_D6_MARK, PSD11_VIO, VIO_D6_SCIF1_RXD), | ||
533 | PINMUX_DATA(VIO_D5_MARK, PSD11_VIO, VIO_D5_SCIF1_TXD), | ||
534 | PINMUX_DATA(VIO_D4_MARK, VIO_D4), | ||
535 | PINMUX_DATA(VIO_D3_MARK, VIO_D3), | ||
536 | PINMUX_DATA(VIO_D2_MARK, VIO_D2), | ||
537 | PINMUX_DATA(VIO_D1_MARK, VIO_D1), | ||
538 | PINMUX_DATA(VIO_D0_MARK, PSD10_VIO_D0, VIO_D0_LCDLCLK), | ||
539 | PINMUX_DATA(VIO_CLK_MARK, PSD12_VIO, MSELB9_VIO, VIO_CLK_SCIF1_RTS), | ||
540 | PINMUX_DATA(VIO_VD_MARK, PSD12_VIO, MSELB9_VIO, VIO_VD_SCIF1_CTS), | ||
541 | PINMUX_DATA(VIO_HD_MARK, PSD13_VIO, MSELB9_VIO, VIO_HD_SCIF2_RXD), | ||
542 | PINMUX_DATA(VIO_FLD_MARK, PSD13_VIO, HIZA9_VIO, VIO_FLD_SCIF2_CTS), | ||
543 | PINMUX_DATA(VIO_CKO_MARK, PSD13_VIO, HIZA9_VIO, VIO_CKO_SCIF2_RTS), | ||
544 | PINMUX_DATA(VIO_STEX_MARK, PSD13_VIO, HIZA9_VIO, VIO_STEX_SCIF2_SCK), | ||
545 | PINMUX_DATA(VIO_STEM_MARK, PSD13_VIO, HIZA9_VIO, VIO_STEM_SCIF2_TXD), | ||
546 | PINMUX_DATA(VIO_VD2_MARK, PSE3_VIO, MSELB9_VIO2, | ||
547 | HIZB0_VIO, FOE_VIO_VD2), | ||
548 | PINMUX_DATA(VIO_HD2_MARK, PSE3_VIO, MSELB9_VIO2, | ||
549 | HIZB1_VIO, HIZB1_VIO, FCE_VIO_HD2), | ||
550 | PINMUX_DATA(VIO_CLK2_MARK, PSE3_VIO, MSELB9_VIO2, | ||
551 | HIZB1_VIO, FRB_VIO_CLK2), | ||
552 | |||
553 | /* LCDC */ | ||
554 | PINMUX_DATA(LCDD23_MARK, HIZA8_LCDC, LCDD23), | ||
555 | PINMUX_DATA(LCDD22_MARK, HIZA8_LCDC, LCDD22), | ||
556 | PINMUX_DATA(LCDD21_MARK, HIZA8_LCDC, LCDD21), | ||
557 | PINMUX_DATA(LCDD20_MARK, HIZA8_LCDC, LCDD20), | ||
558 | PINMUX_DATA(LCDD19_MARK, PSD0_LCDD19_LCDD0, HIZA8_LCDC, LCDD19_DV_CLKI), | ||
559 | PINMUX_DATA(LCDD18_MARK, PSD0_LCDD19_LCDD0, HIZA8_LCDC, LCDD18_DV_CLK), | ||
560 | PINMUX_DATA(LCDD17_MARK, PSD0_LCDD19_LCDD0, HIZA8_LCDC, | ||
561 | LCDD17_DV_HSYNC), | ||
562 | PINMUX_DATA(LCDD16_MARK, PSD0_LCDD19_LCDD0, HIZA8_LCDC, | ||
563 | LCDD16_DV_VSYNC), | ||
564 | PINMUX_DATA(LCDD15_MARK, PSD0_LCDD19_LCDD0, HIZA8_LCDC, LCDD15_DV_D15), | ||
565 | PINMUX_DATA(LCDD14_MARK, PSD0_LCDD19_LCDD0, HIZA8_LCDC, LCDD14_DV_D14), | ||
566 | PINMUX_DATA(LCDD13_MARK, PSD0_LCDD19_LCDD0, HIZA8_LCDC, LCDD13_DV_D13), | ||
567 | PINMUX_DATA(LCDD12_MARK, PSD0_LCDD19_LCDD0, HIZA8_LCDC, LCDD12_DV_D12), | ||
568 | PINMUX_DATA(LCDD11_MARK, PSD0_LCDD19_LCDD0, HIZA8_LCDC, LCDD11_DV_D11), | ||
569 | PINMUX_DATA(LCDD10_MARK, PSD0_LCDD19_LCDD0, HIZA8_LCDC, LCDD10_DV_D10), | ||
570 | PINMUX_DATA(LCDD9_MARK, PSD0_LCDD19_LCDD0, HIZA8_LCDC, LCDD9_DV_D9), | ||
571 | PINMUX_DATA(LCDD8_MARK, PSD0_LCDD19_LCDD0, HIZA8_LCDC, LCDD8_DV_D8), | ||
572 | PINMUX_DATA(LCDD7_MARK, PSD0_LCDD19_LCDD0, HIZA8_LCDC, LCDD7_DV_D7), | ||
573 | PINMUX_DATA(LCDD6_MARK, PSD0_LCDD19_LCDD0, HIZA8_LCDC, LCDD6_DV_D6), | ||
574 | PINMUX_DATA(LCDD5_MARK, PSD0_LCDD19_LCDD0, HIZA8_LCDC, LCDD5_DV_D5), | ||
575 | PINMUX_DATA(LCDD4_MARK, PSD0_LCDD19_LCDD0, HIZA8_LCDC, LCDD4_DV_D4), | ||
576 | PINMUX_DATA(LCDD3_MARK, PSD0_LCDD19_LCDD0, HIZA8_LCDC, LCDD3_DV_D3), | ||
577 | PINMUX_DATA(LCDD2_MARK, PSD0_LCDD19_LCDD0, HIZA8_LCDC, LCDD2_DV_D2), | ||
578 | PINMUX_DATA(LCDD1_MARK, PSD0_LCDD19_LCDD0, HIZA8_LCDC, LCDD1_DV_D1), | ||
579 | PINMUX_DATA(LCDD0_MARK, PSD0_LCDD19_LCDD0, HIZA8_LCDC, LCDD0_DV_D0), | ||
580 | PINMUX_DATA(LCDLCLK_MARK, PSD10_LCDLCLK, VIO_D0_LCDLCLK), | ||
581 | /* Main LCD */ | ||
582 | PINMUX_DATA(LCDDON_MARK, PSD2_LCDDON, HIZA7_LCDC, LCDDON_LCDDON2), | ||
583 | PINMUX_DATA(LCDVCPWC_MARK, PSD3_LCDVEPWC_LCDVCPWC, | ||
584 | HIZA6_LCDC, LCDVCPWC_LCDVCPWC2), | ||
585 | PINMUX_DATA(LCDVEPWC_MARK, PSD3_LCDVEPWC_LCDVCPWC, | ||
586 | HIZA6_LCDC, LCDVEPWC_LCDVEPWC2), | ||
587 | PINMUX_DATA(LCDVSYN_MARK, HIZA7_LCDC, LCDVSYN), | ||
588 | /* Main LCD - RGB Mode */ | ||
589 | PINMUX_DATA(LCDDCK_MARK, MSELB8_RGB, HIZA8_LCDC, LCDDCK_LCDWR), | ||
590 | PINMUX_DATA(LCDHSYN_MARK, MSELB8_RGB, HIZA7_LCDC, LCDHSYN_LCDCS), | ||
591 | PINMUX_DATA(LCDDISP_MARK, MSELB8_RGB, HIZA7_LCDC, LCDDISP_LCDRS), | ||
592 | /* Main LCD - SYS Mode */ | ||
593 | PINMUX_DATA(LCDRS_MARK, MSELB8_SYS, HIZA7_LCDC, LCDDISP_LCDRS), | ||
594 | PINMUX_DATA(LCDCS_MARK, MSELB8_SYS, HIZA7_LCDC, LCDHSYN_LCDCS), | ||
595 | PINMUX_DATA(LCDWR_MARK, MSELB8_SYS, HIZA8_LCDC, LCDDCK_LCDWR), | ||
596 | PINMUX_DATA(LCDRD_MARK, HIZA7_LCDC, LCDRD), | ||
597 | /* Sub LCD - SYS Mode */ | ||
598 | PINMUX_DATA(LCDDON2_MARK, PSD2_LCDDON2, HIZA7_LCDC, LCDDON_LCDDON2), | ||
599 | PINMUX_DATA(LCDVCPWC2_MARK, PSD3_LCDVEPWC2_LCDVCPWC2, | ||
600 | HIZA6_LCDC, LCDVCPWC_LCDVCPWC2), | ||
601 | PINMUX_DATA(LCDVEPWC2_MARK, PSD3_LCDVEPWC2_LCDVCPWC2, | ||
602 | HIZA6_LCDC, LCDVEPWC_LCDVEPWC2), | ||
603 | PINMUX_DATA(LCDVSYN2_MARK, PSE12_LCDVSYN2, HIZA8_LCDC, LCDVSYN2_DACK), | ||
604 | PINMUX_DATA(LCDCS2_MARK, PSD5_LCDCS2, CS6B_CE1B_LCDCS2), | ||
605 | |||
606 | /* BSC */ | ||
607 | PINMUX_DATA(IOIS16_MARK, IOIS16), | ||
608 | PINMUX_DATA(A25_MARK, A25), | ||
609 | PINMUX_DATA(A24_MARK, A24), | ||
610 | PINMUX_DATA(A23_MARK, A23), | ||
611 | PINMUX_DATA(A22_MARK, A22), | ||
612 | PINMUX_DATA(BS_MARK, PSA9_BS, IRQ4_BS), | ||
613 | PINMUX_DATA(CS6B_CE1B_MARK, PSD5_CS6B_CE1B, CS6B_CE1B_LCDCS2), | ||
614 | PINMUX_DATA(WAIT_MARK, WAIT), | ||
615 | PINMUX_DATA(CS6A_CE2B_MARK, CS6A_CE2B), | ||
616 | |||
617 | /* SBSC */ | ||
618 | PINMUX_DATA(HPD63_MARK, HPD63), | ||
619 | PINMUX_DATA(HPD62_MARK, HPD62), | ||
620 | PINMUX_DATA(HPD61_MARK, HPD61), | ||
621 | PINMUX_DATA(HPD60_MARK, HPD60), | ||
622 | PINMUX_DATA(HPD59_MARK, HPD59), | ||
623 | PINMUX_DATA(HPD58_MARK, HPD58), | ||
624 | PINMUX_DATA(HPD57_MARK, HPD57), | ||
625 | PINMUX_DATA(HPD56_MARK, HPD56), | ||
626 | PINMUX_DATA(HPD55_MARK, HPD55), | ||
627 | PINMUX_DATA(HPD54_MARK, HPD54), | ||
628 | PINMUX_DATA(HPD53_MARK, HPD53), | ||
629 | PINMUX_DATA(HPD52_MARK, HPD52), | ||
630 | PINMUX_DATA(HPD51_MARK, HPD51), | ||
631 | PINMUX_DATA(HPD50_MARK, HPD50), | ||
632 | PINMUX_DATA(HPD49_MARK, HPD49), | ||
633 | PINMUX_DATA(HPD48_MARK, HPD48), | ||
634 | PINMUX_DATA(HPDQM7_MARK, HPDQM7), | ||
635 | PINMUX_DATA(HPDQM6_MARK, HPDQM6), | ||
636 | PINMUX_DATA(HPDQM5_MARK, HPDQM5), | ||
637 | PINMUX_DATA(HPDQM4_MARK, HPDQM4), | ||
638 | |||
639 | /* IRQ */ | ||
640 | PINMUX_DATA(IRQ0_MARK, HIZC8_IRQ0, IRQ0), | ||
641 | PINMUX_DATA(IRQ1_MARK, HIZC9_IRQ1, IRQ1), | ||
642 | PINMUX_DATA(IRQ2_MARK, PSA4_IRQ2, HIZC10_IRQ2, IRQ2_SDHID2), | ||
643 | PINMUX_DATA(IRQ3_MARK, PSE15_SIOF0_MCK_IRQ3, PSB8_IRQ3, | ||
644 | HIZC11_IRQ3, PTQ0), | ||
645 | PINMUX_DATA(IRQ4_MARK, PSA9_IRQ4, HIZC12_IRQ4, IRQ4_BS), | ||
646 | PINMUX_DATA(IRQ5_MARK, HIZC13_IRQ5, IRQ5), | ||
647 | PINMUX_DATA(IRQ6_MARK, PSA15_IRQ6, HIZC14_IRQ6, KEYIN0_IRQ6), | ||
648 | PINMUX_DATA(IRQ7_MARK, PSA14_IRQ7, HIZC15_IRQ7, KEYIN4_IRQ7), | ||
649 | |||
650 | /* SDHI */ | ||
651 | PINMUX_DATA(SDHICD_MARK, SDHICD), | ||
652 | PINMUX_DATA(SDHIWP_MARK, SDHIWP), | ||
653 | PINMUX_DATA(SDHID3_MARK, SDHID3), | ||
654 | PINMUX_DATA(SDHID2_MARK, PSA4_SDHID2, IRQ2_SDHID2), | ||
655 | PINMUX_DATA(SDHID1_MARK, SDHID1), | ||
656 | PINMUX_DATA(SDHID0_MARK, SDHID0), | ||
657 | PINMUX_DATA(SDHICMD_MARK, SDHICMD), | ||
658 | PINMUX_DATA(SDHICLK_MARK, SDHICLK), | ||
659 | |||
660 | /* SIU - Port A */ | ||
661 | PINMUX_DATA(SIUAOLR_MARK, PSC13_SIUAOLR, SIUAOLR_SIOF1_SYNC), | ||
662 | PINMUX_DATA(SIUAOBT_MARK, PSC14_SIUAOBT, SIUAOBT_SIOF1_SCK), | ||
663 | PINMUX_DATA(SIUAISLD_MARK, PSC15_SIUAISLD, SIUAISLD_SIOF1_RXD), | ||
664 | PINMUX_DATA(SIUAILR_MARK, PSC11_SIUAILR, SIUAILR_SIOF1_SS2), | ||
665 | PINMUX_DATA(SIUAIBT_MARK, PSC12_SIUAIBT, SIUAIBT_SIOF1_SS1), | ||
666 | PINMUX_DATA(SIUAOSLD_MARK, PSB0_SIUAOSLD, SIUAOSLD_SIOF1_TXD), | ||
667 | PINMUX_DATA(SIUMCKA_MARK, PSE11_SIUMCKA_SIOF1_MCK, PSB1_SIUMCKA, PTK0), | ||
668 | PINMUX_DATA(SIUFCKA_MARK, PSE11_SIUFCKA, PTK0), | ||
669 | |||
670 | /* SIU - Port B */ | ||
671 | PINMUX_DATA(SIUBOLR_MARK, PSB11_SIUBOLR, SIOSTRB1_SIUBOLR), | ||
672 | PINMUX_DATA(SIUBOBT_MARK, PSB10_SIUBOBT, SIOSCK_SIUBOBT), | ||
673 | PINMUX_DATA(SIUBISLD_MARK, PSB14_SIUBISLD, SIORXD_SIUBISLD), | ||
674 | PINMUX_DATA(SIUBILR_MARK, PSB13_SIUBILR, SIOD_SIUBILR), | ||
675 | PINMUX_DATA(SIUBIBT_MARK, PSB12_SIUBIBT, SIOSTRB0_SIUBIBT), | ||
676 | PINMUX_DATA(SIUBOSLD_MARK, PSB15_SIUBOSLD, SIOTXD_SIUBOSLD), | ||
677 | PINMUX_DATA(SIUMCKB_MARK, PSD9_SIOMCK_SIUMCKB, PSB9_SIUMCKB, PTF6), | ||
678 | PINMUX_DATA(SIUFCKB_MARK, PSD9_SIUFCKB, PTF6), | ||
679 | |||
680 | /* AUD */ | ||
681 | PINMUX_DATA(AUDSYNC_MARK, AUDSYNC), | ||
682 | PINMUX_DATA(AUDATA3_MARK, AUDATA3), | ||
683 | PINMUX_DATA(AUDATA2_MARK, AUDATA2), | ||
684 | PINMUX_DATA(AUDATA1_MARK, AUDATA1), | ||
685 | PINMUX_DATA(AUDATA0_MARK, AUDATA0), | ||
686 | |||
687 | /* DMAC */ | ||
688 | PINMUX_DATA(DACK_MARK, PSE12_DACK, LCDVSYN2_DACK), | ||
689 | PINMUX_DATA(DREQ0_MARK, DREQ0), | ||
690 | |||
691 | /* VOU */ | ||
692 | PINMUX_DATA(DV_CLKI_MARK, PSD0_DV, LCDD19_DV_CLKI), | ||
693 | PINMUX_DATA(DV_CLK_MARK, PSD0_DV, LCDD18_DV_CLK), | ||
694 | PINMUX_DATA(DV_HSYNC_MARK, PSD0_DV, LCDD17_DV_HSYNC), | ||
695 | PINMUX_DATA(DV_VSYNC_MARK, PSD0_DV, LCDD16_DV_VSYNC), | ||
696 | PINMUX_DATA(DV_D15_MARK, PSD0_DV, LCDD15_DV_D15), | ||
697 | PINMUX_DATA(DV_D14_MARK, PSD0_DV, LCDD14_DV_D14), | ||
698 | PINMUX_DATA(DV_D13_MARK, PSD0_DV, LCDD13_DV_D13), | ||
699 | PINMUX_DATA(DV_D12_MARK, PSD0_DV, LCDD12_DV_D12), | ||
700 | PINMUX_DATA(DV_D11_MARK, PSD0_DV, LCDD11_DV_D11), | ||
701 | PINMUX_DATA(DV_D10_MARK, PSD0_DV, LCDD10_DV_D10), | ||
702 | PINMUX_DATA(DV_D9_MARK, PSD0_DV, LCDD9_DV_D9), | ||
703 | PINMUX_DATA(DV_D8_MARK, PSD0_DV, LCDD8_DV_D8), | ||
704 | PINMUX_DATA(DV_D7_MARK, PSD0_DV, LCDD7_DV_D7), | ||
705 | PINMUX_DATA(DV_D6_MARK, PSD0_DV, LCDD6_DV_D6), | ||
706 | PINMUX_DATA(DV_D5_MARK, PSD0_DV, LCDD5_DV_D5), | ||
707 | PINMUX_DATA(DV_D4_MARK, PSD0_DV, LCDD4_DV_D4), | ||
708 | PINMUX_DATA(DV_D3_MARK, PSD0_DV, LCDD3_DV_D3), | ||
709 | PINMUX_DATA(DV_D2_MARK, PSD0_DV, LCDD2_DV_D2), | ||
710 | PINMUX_DATA(DV_D1_MARK, PSD0_DV, LCDD1_DV_D1), | ||
711 | PINMUX_DATA(DV_D0_MARK, PSD0_DV, LCDD0_DV_D0), | ||
712 | |||
713 | /* CPG */ | ||
714 | PINMUX_DATA(STATUS0_MARK, STATUS0), | ||
715 | PINMUX_DATA(PDSTATUS_MARK, PDSTATUS), | ||
716 | |||
717 | /* SIOF0 */ | ||
718 | PINMUX_DATA(SIOF0_MCK_MARK, PSE15_SIOF0_MCK_IRQ3, PSB8_SIOF0_MCK, PTQ0), | ||
719 | PINMUX_DATA(SIOF0_SCK_MARK, PSB5_SIOF0_SCK, SIOF0_SCK_TS_SCK), | ||
720 | PINMUX_DATA(SIOF0_SYNC_MARK, PSB4_SIOF0_SYNC, SIOF0_SYNC_TS_SDEN), | ||
721 | PINMUX_DATA(SIOF0_SS1_MARK, PSB3_SIOF0_SS1, SIOF0_SS1_TS_SPSYNC), | ||
722 | PINMUX_DATA(SIOF0_SS2_MARK, PSB2_SIOF0_SS2, SIOF0_SS2_SIM_RST), | ||
723 | PINMUX_DATA(SIOF0_TXD_MARK, PSE14_SIOF0_TXD_IRDA_OUT, | ||
724 | PSB7_SIOF0_TXD, PTQ1), | ||
725 | PINMUX_DATA(SIOF0_RXD_MARK, PSE13_SIOF0_RXD_IRDA_IN, | ||
726 | PSB6_SIOF0_RXD, PTQ2), | ||
727 | |||
728 | /* SIOF1 */ | ||
729 | PINMUX_DATA(SIOF1_MCK_MARK, PSE11_SIUMCKA_SIOF1_MCK, | ||
730 | PSB1_SIOF1_MCK, PTK0), | ||
731 | PINMUX_DATA(SIOF1_SCK_MARK, PSC14_SIOF1_SCK, SIUAOBT_SIOF1_SCK), | ||
732 | PINMUX_DATA(SIOF1_SYNC_MARK, PSC13_SIOF1_SYNC, SIUAOLR_SIOF1_SYNC), | ||
733 | PINMUX_DATA(SIOF1_SS1_MARK, PSC12_SIOF1_SS1, SIUAIBT_SIOF1_SS1), | ||
734 | PINMUX_DATA(SIOF1_SS2_MARK, PSC11_SIOF1_SS2, SIUAILR_SIOF1_SS2), | ||
735 | PINMUX_DATA(SIOF1_TXD_MARK, PSB0_SIOF1_TXD, SIUAOSLD_SIOF1_TXD), | ||
736 | PINMUX_DATA(SIOF1_RXD_MARK, PSC15_SIOF1_RXD, SIUAISLD_SIOF1_RXD), | ||
737 | |||
738 | /* SIM */ | ||
739 | PINMUX_DATA(SIM_D_MARK, PSE15_SIM_D, PTQ0), | ||
740 | PINMUX_DATA(SIM_CLK_MARK, PSE14_SIM_CLK, PTQ1), | ||
741 | PINMUX_DATA(SIM_RST_MARK, PSB2_SIM_RST, SIOF0_SS2_SIM_RST), | ||
742 | |||
743 | /* TSIF */ | ||
744 | PINMUX_DATA(TS_SDAT_MARK, PSE13_TS_SDAT, PTQ2), | ||
745 | PINMUX_DATA(TS_SCK_MARK, PSB5_TS_SCK, SIOF0_SCK_TS_SCK), | ||
746 | PINMUX_DATA(TS_SDEN_MARK, PSB4_TS_SDEN, SIOF0_SYNC_TS_SDEN), | ||
747 | PINMUX_DATA(TS_SPSYNC_MARK, PSB3_TS_SPSYNC, SIOF0_SS1_TS_SPSYNC), | ||
748 | |||
749 | /* IRDA */ | ||
750 | PINMUX_DATA(IRDA_IN_MARK, PSE13_SIOF0_RXD_IRDA_IN, PSB6_IRDA_IN, PTQ2), | ||
751 | PINMUX_DATA(IRDA_OUT_MARK, PSE14_SIOF0_TXD_IRDA_OUT, | ||
752 | PSB7_IRDA_OUT, PTQ1), | ||
753 | |||
754 | /* TPU */ | ||
755 | PINMUX_DATA(TPUTO_MARK, PSD8_TPUTO, SCIF0_SCK_TPUTO), | ||
756 | |||
757 | /* FLCTL */ | ||
758 | PINMUX_DATA(FCE_MARK, PSE3_FLCTL, FCE_VIO_HD2), | ||
759 | PINMUX_DATA(NAF7_MARK, PSC0_NAF, HIZA10_NAF, NAF7_VIO_D15), | ||
760 | PINMUX_DATA(NAF6_MARK, PSC0_NAF, HIZA10_NAF, NAF6_VIO_D14), | ||
761 | PINMUX_DATA(NAF5_MARK, PSC0_NAF, HIZA10_NAF, NAF5_VIO_D13), | ||
762 | PINMUX_DATA(NAF4_MARK, PSC0_NAF, HIZA10_NAF, NAF4_VIO_D12), | ||
763 | PINMUX_DATA(NAF3_MARK, PSC0_NAF, HIZA10_NAF, NAF3_VIO_D11), | ||
764 | PINMUX_DATA(NAF2_MARK, PSE2_NAF2, HIZB0_VIO, NAF2_VIO_D10), | ||
765 | PINMUX_DATA(NAF1_MARK, PSE1_NAF1, HIZB0_VIO, NAF1_VIO_D9), | ||
766 | PINMUX_DATA(NAF0_MARK, PSE0_NAF0, HIZB0_VIO, NAF0_VIO_D8), | ||
767 | PINMUX_DATA(FCDE_MARK, FCDE), | ||
768 | PINMUX_DATA(FOE_MARK, PSE3_FLCTL, HIZB0_VIO, FOE_VIO_VD2), | ||
769 | PINMUX_DATA(FSC_MARK, FSC), | ||
770 | PINMUX_DATA(FWE_MARK, FWE), | ||
771 | PINMUX_DATA(FRB_MARK, PSE3_FLCTL, FRB_VIO_CLK2), | ||
772 | |||
773 | /* KEYSC */ | ||
774 | PINMUX_DATA(KEYIN0_MARK, PSA15_KEYIN0, HIZC14_IRQ6, KEYIN0_IRQ6), | ||
775 | PINMUX_DATA(KEYIN1_MARK, HIZA14_KEYSC, KEYIN1), | ||
776 | PINMUX_DATA(KEYIN2_MARK, HIZA14_KEYSC, KEYIN2), | ||
777 | PINMUX_DATA(KEYIN3_MARK, HIZA14_KEYSC, KEYIN3), | ||
778 | PINMUX_DATA(KEYIN4_MARK, PSA14_KEYIN4, HIZC15_IRQ7, KEYIN4_IRQ7), | ||
779 | PINMUX_DATA(KEYOUT0_MARK, HIZA14_KEYSC, KEYOUT0), | ||
780 | PINMUX_DATA(KEYOUT1_MARK, HIZA14_KEYSC, KEYOUT1), | ||
781 | PINMUX_DATA(KEYOUT2_MARK, HIZA14_KEYSC, KEYOUT2), | ||
782 | PINMUX_DATA(KEYOUT3_MARK, HIZA14_KEYSC, KEYOUT3), | ||
783 | PINMUX_DATA(KEYOUT4_IN6_MARK, HIZA14_KEYSC, KEYOUT4_IN6), | ||
784 | PINMUX_DATA(KEYOUT5_IN5_MARK, HIZA14_KEYSC, KEYOUT5_IN5), | ||
785 | }; | ||
786 | |||
787 | static struct pinmux_gpio pinmux_gpios[] = { | ||
788 | /* PTA */ | ||
789 | PINMUX_GPIO(GPIO_PTA7, PTA7_DATA), | ||
790 | PINMUX_GPIO(GPIO_PTA6, PTA6_DATA), | ||
791 | PINMUX_GPIO(GPIO_PTA5, PTA5_DATA), | ||
792 | PINMUX_GPIO(GPIO_PTA4, PTA4_DATA), | ||
793 | PINMUX_GPIO(GPIO_PTA3, PTA3_DATA), | ||
794 | PINMUX_GPIO(GPIO_PTA2, PTA2_DATA), | ||
795 | PINMUX_GPIO(GPIO_PTA1, PTA1_DATA), | ||
796 | PINMUX_GPIO(GPIO_PTA0, PTA0_DATA), | ||
797 | |||
798 | /* PTB */ | ||
799 | PINMUX_GPIO(GPIO_PTB7, PTB7_DATA), | ||
800 | PINMUX_GPIO(GPIO_PTB6, PTB6_DATA), | ||
801 | PINMUX_GPIO(GPIO_PTB5, PTB5_DATA), | ||
802 | PINMUX_GPIO(GPIO_PTB4, PTB4_DATA), | ||
803 | PINMUX_GPIO(GPIO_PTB3, PTB3_DATA), | ||
804 | PINMUX_GPIO(GPIO_PTB2, PTB2_DATA), | ||
805 | PINMUX_GPIO(GPIO_PTB1, PTB1_DATA), | ||
806 | PINMUX_GPIO(GPIO_PTB0, PTB0_DATA), | ||
807 | |||
808 | /* PTC */ | ||
809 | PINMUX_GPIO(GPIO_PTC7, PTC7_DATA), | ||
810 | PINMUX_GPIO(GPIO_PTC5, PTC5_DATA), | ||
811 | PINMUX_GPIO(GPIO_PTC4, PTC4_DATA), | ||
812 | PINMUX_GPIO(GPIO_PTC3, PTC3_DATA), | ||
813 | PINMUX_GPIO(GPIO_PTC2, PTC2_DATA), | ||
814 | PINMUX_GPIO(GPIO_PTC0, PTC0_DATA), | ||
815 | |||
816 | /* PTD */ | ||
817 | PINMUX_GPIO(GPIO_PTD7, PTD7_DATA), | ||
818 | PINMUX_GPIO(GPIO_PTD6, PTD6_DATA), | ||
819 | PINMUX_GPIO(GPIO_PTD5, PTD5_DATA), | ||
820 | PINMUX_GPIO(GPIO_PTD4, PTD4_DATA), | ||
821 | PINMUX_GPIO(GPIO_PTD3, PTD3_DATA), | ||
822 | PINMUX_GPIO(GPIO_PTD2, PTD2_DATA), | ||
823 | PINMUX_GPIO(GPIO_PTD1, PTD1_DATA), | ||
824 | PINMUX_GPIO(GPIO_PTD0, PTD0_DATA), | ||
825 | |||
826 | /* PTE */ | ||
827 | PINMUX_GPIO(GPIO_PTE7, PTE7_DATA), | ||
828 | PINMUX_GPIO(GPIO_PTE6, PTE6_DATA), | ||
829 | PINMUX_GPIO(GPIO_PTE5, PTE5_DATA), | ||
830 | PINMUX_GPIO(GPIO_PTE4, PTE4_DATA), | ||
831 | PINMUX_GPIO(GPIO_PTE1, PTE1_DATA), | ||
832 | PINMUX_GPIO(GPIO_PTE0, PTE0_DATA), | ||
833 | |||
834 | /* PTF */ | ||
835 | PINMUX_GPIO(GPIO_PTF6, PTF6_DATA), | ||
836 | PINMUX_GPIO(GPIO_PTF5, PTF5_DATA), | ||
837 | PINMUX_GPIO(GPIO_PTF4, PTF4_DATA), | ||
838 | PINMUX_GPIO(GPIO_PTF3, PTF3_DATA), | ||
839 | PINMUX_GPIO(GPIO_PTF2, PTF2_DATA), | ||
840 | PINMUX_GPIO(GPIO_PTF1, PTF1_DATA), | ||
841 | PINMUX_GPIO(GPIO_PTF0, PTF0_DATA), | ||
842 | |||
843 | /* PTG */ | ||
844 | PINMUX_GPIO(GPIO_PTG4, PTG4_DATA), | ||
845 | PINMUX_GPIO(GPIO_PTG3, PTG3_DATA), | ||
846 | PINMUX_GPIO(GPIO_PTG2, PTG2_DATA), | ||
847 | PINMUX_GPIO(GPIO_PTG1, PTG1_DATA), | ||
848 | PINMUX_GPIO(GPIO_PTG0, PTG0_DATA), | ||
849 | |||
850 | /* PTH */ | ||
851 | PINMUX_GPIO(GPIO_PTH7, PTH7_DATA), | ||
852 | PINMUX_GPIO(GPIO_PTH6, PTH6_DATA), | ||
853 | PINMUX_GPIO(GPIO_PTH5, PTH5_DATA), | ||
854 | PINMUX_GPIO(GPIO_PTH4, PTH4_DATA), | ||
855 | PINMUX_GPIO(GPIO_PTH3, PTH3_DATA), | ||
856 | PINMUX_GPIO(GPIO_PTH2, PTH2_DATA), | ||
857 | PINMUX_GPIO(GPIO_PTH1, PTH1_DATA), | ||
858 | PINMUX_GPIO(GPIO_PTH0, PTH0_DATA), | ||
859 | |||
860 | /* PTJ */ | ||
861 | PINMUX_GPIO(GPIO_PTJ7, PTJ7_DATA), | ||
862 | PINMUX_GPIO(GPIO_PTJ6, PTJ6_DATA), | ||
863 | PINMUX_GPIO(GPIO_PTJ5, PTJ5_DATA), | ||
864 | PINMUX_GPIO(GPIO_PTJ1, PTJ1_DATA), | ||
865 | PINMUX_GPIO(GPIO_PTJ0, PTJ0_DATA), | ||
866 | |||
867 | /* PTK */ | ||
868 | PINMUX_GPIO(GPIO_PTK6, PTK6_DATA), | ||
869 | PINMUX_GPIO(GPIO_PTK5, PTK5_DATA), | ||
870 | PINMUX_GPIO(GPIO_PTK4, PTK4_DATA), | ||
871 | PINMUX_GPIO(GPIO_PTK3, PTK3_DATA), | ||
872 | PINMUX_GPIO(GPIO_PTK2, PTK2_DATA), | ||
873 | PINMUX_GPIO(GPIO_PTK1, PTK1_DATA), | ||
874 | PINMUX_GPIO(GPIO_PTK0, PTK0_DATA), | ||
875 | |||
876 | /* PTL */ | ||
877 | PINMUX_GPIO(GPIO_PTL7, PTL7_DATA), | ||
878 | PINMUX_GPIO(GPIO_PTL6, PTL6_DATA), | ||
879 | PINMUX_GPIO(GPIO_PTL5, PTL5_DATA), | ||
880 | PINMUX_GPIO(GPIO_PTL4, PTL4_DATA), | ||
881 | PINMUX_GPIO(GPIO_PTL3, PTL3_DATA), | ||
882 | PINMUX_GPIO(GPIO_PTL2, PTL2_DATA), | ||
883 | PINMUX_GPIO(GPIO_PTL1, PTL1_DATA), | ||
884 | PINMUX_GPIO(GPIO_PTL0, PTL0_DATA), | ||
885 | |||
886 | /* PTM */ | ||
887 | PINMUX_GPIO(GPIO_PTM7, PTM7_DATA), | ||
888 | PINMUX_GPIO(GPIO_PTM6, PTM6_DATA), | ||
889 | PINMUX_GPIO(GPIO_PTM5, PTM5_DATA), | ||
890 | PINMUX_GPIO(GPIO_PTM4, PTM4_DATA), | ||
891 | PINMUX_GPIO(GPIO_PTM3, PTM3_DATA), | ||
892 | PINMUX_GPIO(GPIO_PTM2, PTM2_DATA), | ||
893 | PINMUX_GPIO(GPIO_PTM1, PTM1_DATA), | ||
894 | PINMUX_GPIO(GPIO_PTM0, PTM0_DATA), | ||
895 | |||
896 | /* PTN */ | ||
897 | PINMUX_GPIO(GPIO_PTN7, PTN7_DATA), | ||
898 | PINMUX_GPIO(GPIO_PTN6, PTN6_DATA), | ||
899 | PINMUX_GPIO(GPIO_PTN5, PTN5_DATA), | ||
900 | PINMUX_GPIO(GPIO_PTN4, PTN4_DATA), | ||
901 | PINMUX_GPIO(GPIO_PTN3, PTN3_DATA), | ||
902 | PINMUX_GPIO(GPIO_PTN2, PTN2_DATA), | ||
903 | PINMUX_GPIO(GPIO_PTN1, PTN1_DATA), | ||
904 | PINMUX_GPIO(GPIO_PTN0, PTN0_DATA), | ||
905 | |||
906 | /* PTQ */ | ||
907 | PINMUX_GPIO(GPIO_PTQ6, PTQ6_DATA), | ||
908 | PINMUX_GPIO(GPIO_PTQ5, PTQ5_DATA), | ||
909 | PINMUX_GPIO(GPIO_PTQ4, PTQ4_DATA), | ||
910 | PINMUX_GPIO(GPIO_PTQ3, PTQ3_DATA), | ||
911 | PINMUX_GPIO(GPIO_PTQ2, PTQ2_DATA), | ||
912 | PINMUX_GPIO(GPIO_PTQ1, PTQ1_DATA), | ||
913 | PINMUX_GPIO(GPIO_PTQ0, PTQ0_DATA), | ||
914 | |||
915 | /* PTR */ | ||
916 | PINMUX_GPIO(GPIO_PTR4, PTR4_DATA), | ||
917 | PINMUX_GPIO(GPIO_PTR3, PTR3_DATA), | ||
918 | PINMUX_GPIO(GPIO_PTR2, PTR2_DATA), | ||
919 | PINMUX_GPIO(GPIO_PTR1, PTR1_DATA), | ||
920 | PINMUX_GPIO(GPIO_PTR0, PTR0_DATA), | ||
921 | |||
922 | /* PTS */ | ||
923 | PINMUX_GPIO(GPIO_PTS4, PTS4_DATA), | ||
924 | PINMUX_GPIO(GPIO_PTS3, PTS3_DATA), | ||
925 | PINMUX_GPIO(GPIO_PTS2, PTS2_DATA), | ||
926 | PINMUX_GPIO(GPIO_PTS1, PTS1_DATA), | ||
927 | PINMUX_GPIO(GPIO_PTS0, PTS0_DATA), | ||
928 | |||
929 | /* PTT */ | ||
930 | PINMUX_GPIO(GPIO_PTT4, PTT4_DATA), | ||
931 | PINMUX_GPIO(GPIO_PTT3, PTT3_DATA), | ||
932 | PINMUX_GPIO(GPIO_PTT2, PTT2_DATA), | ||
933 | PINMUX_GPIO(GPIO_PTT1, PTT1_DATA), | ||
934 | PINMUX_GPIO(GPIO_PTT0, PTT0_DATA), | ||
935 | |||
936 | /* PTU */ | ||
937 | PINMUX_GPIO(GPIO_PTU4, PTU4_DATA), | ||
938 | PINMUX_GPIO(GPIO_PTU3, PTU3_DATA), | ||
939 | PINMUX_GPIO(GPIO_PTU2, PTU2_DATA), | ||
940 | PINMUX_GPIO(GPIO_PTU1, PTU1_DATA), | ||
941 | PINMUX_GPIO(GPIO_PTU0, PTU0_DATA), | ||
942 | |||
943 | /* PTV */ | ||
944 | PINMUX_GPIO(GPIO_PTV4, PTV4_DATA), | ||
945 | PINMUX_GPIO(GPIO_PTV3, PTV3_DATA), | ||
946 | PINMUX_GPIO(GPIO_PTV2, PTV2_DATA), | ||
947 | PINMUX_GPIO(GPIO_PTV1, PTV1_DATA), | ||
948 | PINMUX_GPIO(GPIO_PTV0, PTV0_DATA), | ||
949 | |||
950 | /* PTW */ | ||
951 | PINMUX_GPIO(GPIO_PTW6, PTW6_DATA), | ||
952 | PINMUX_GPIO(GPIO_PTW5, PTW5_DATA), | ||
953 | PINMUX_GPIO(GPIO_PTW4, PTW4_DATA), | ||
954 | PINMUX_GPIO(GPIO_PTW3, PTW3_DATA), | ||
955 | PINMUX_GPIO(GPIO_PTW2, PTW2_DATA), | ||
956 | PINMUX_GPIO(GPIO_PTW1, PTW1_DATA), | ||
957 | PINMUX_GPIO(GPIO_PTW0, PTW0_DATA), | ||
958 | |||
959 | /* PTX */ | ||
960 | PINMUX_GPIO(GPIO_PTX6, PTX6_DATA), | ||
961 | PINMUX_GPIO(GPIO_PTX5, PTX5_DATA), | ||
962 | PINMUX_GPIO(GPIO_PTX4, PTX4_DATA), | ||
963 | PINMUX_GPIO(GPIO_PTX3, PTX3_DATA), | ||
964 | PINMUX_GPIO(GPIO_PTX2, PTX2_DATA), | ||
965 | PINMUX_GPIO(GPIO_PTX1, PTX1_DATA), | ||
966 | PINMUX_GPIO(GPIO_PTX0, PTX0_DATA), | ||
967 | |||
968 | /* PTY */ | ||
969 | PINMUX_GPIO(GPIO_PTY5, PTY5_DATA), | ||
970 | PINMUX_GPIO(GPIO_PTY4, PTY4_DATA), | ||
971 | PINMUX_GPIO(GPIO_PTY3, PTY3_DATA), | ||
972 | PINMUX_GPIO(GPIO_PTY2, PTY2_DATA), | ||
973 | PINMUX_GPIO(GPIO_PTY1, PTY1_DATA), | ||
974 | PINMUX_GPIO(GPIO_PTY0, PTY0_DATA), | ||
975 | |||
976 | /* PTZ */ | ||
977 | PINMUX_GPIO(GPIO_PTZ5, PTZ5_DATA), | ||
978 | PINMUX_GPIO(GPIO_PTZ4, PTZ4_DATA), | ||
979 | PINMUX_GPIO(GPIO_PTZ3, PTZ3_DATA), | ||
980 | PINMUX_GPIO(GPIO_PTZ2, PTZ2_DATA), | ||
981 | PINMUX_GPIO(GPIO_PTZ1, PTZ1_DATA), | ||
982 | |||
983 | /* SCIF0 */ | ||
984 | PINMUX_GPIO(GPIO_FN_SCIF0_TXD, SCIF0_TXD_MARK), | ||
985 | PINMUX_GPIO(GPIO_FN_SCIF0_RXD, SCIF0_RXD_MARK), | ||
986 | PINMUX_GPIO(GPIO_FN_SCIF0_RTS, SCIF0_RTS_MARK), | ||
987 | PINMUX_GPIO(GPIO_FN_SCIF0_CTS, SCIF0_CTS_MARK), | ||
988 | PINMUX_GPIO(GPIO_FN_SCIF0_SCK, SCIF0_SCK_MARK), | ||
989 | |||
990 | /* SCIF1 */ | ||
991 | PINMUX_GPIO(GPIO_FN_SCIF1_TXD, SCIF1_TXD_MARK), | ||
992 | PINMUX_GPIO(GPIO_FN_SCIF1_RXD, SCIF1_RXD_MARK), | ||
993 | PINMUX_GPIO(GPIO_FN_SCIF1_RTS, SCIF1_RTS_MARK), | ||
994 | PINMUX_GPIO(GPIO_FN_SCIF1_CTS, SCIF1_CTS_MARK), | ||
995 | PINMUX_GPIO(GPIO_FN_SCIF1_SCK, SCIF1_SCK_MARK), | ||
996 | |||
997 | /* SCIF2 */ | ||
998 | PINMUX_GPIO(GPIO_FN_SCIF2_TXD, SCIF2_TXD_MARK), | ||
999 | PINMUX_GPIO(GPIO_FN_SCIF2_RXD, SCIF2_RXD_MARK), | ||
1000 | PINMUX_GPIO(GPIO_FN_SCIF2_RTS, SCIF2_RTS_MARK), | ||
1001 | PINMUX_GPIO(GPIO_FN_SCIF2_CTS, SCIF2_CTS_MARK), | ||
1002 | PINMUX_GPIO(GPIO_FN_SCIF2_SCK, SCIF2_SCK_MARK), | ||
1003 | |||
1004 | /* SIO */ | ||
1005 | PINMUX_GPIO(GPIO_FN_SIOTXD, SIOTXD_MARK), | ||
1006 | PINMUX_GPIO(GPIO_FN_SIORXD, SIORXD_MARK), | ||
1007 | PINMUX_GPIO(GPIO_FN_SIOD, SIOD_MARK), | ||
1008 | PINMUX_GPIO(GPIO_FN_SIOSTRB0, SIOSTRB0_MARK), | ||
1009 | PINMUX_GPIO(GPIO_FN_SIOSTRB1, SIOSTRB1_MARK), | ||
1010 | PINMUX_GPIO(GPIO_FN_SIOSCK, SIOSCK_MARK), | ||
1011 | PINMUX_GPIO(GPIO_FN_SIOMCK, SIOMCK_MARK), | ||
1012 | |||
1013 | /* CEU */ | ||
1014 | PINMUX_GPIO(GPIO_FN_VIO_D15, VIO_D15_MARK), | ||
1015 | PINMUX_GPIO(GPIO_FN_VIO_D14, VIO_D14_MARK), | ||
1016 | PINMUX_GPIO(GPIO_FN_VIO_D13, VIO_D13_MARK), | ||
1017 | PINMUX_GPIO(GPIO_FN_VIO_D12, VIO_D12_MARK), | ||
1018 | PINMUX_GPIO(GPIO_FN_VIO_D11, VIO_D11_MARK), | ||
1019 | PINMUX_GPIO(GPIO_FN_VIO_D10, VIO_D10_MARK), | ||
1020 | PINMUX_GPIO(GPIO_FN_VIO_D9, VIO_D9_MARK), | ||
1021 | PINMUX_GPIO(GPIO_FN_VIO_D8, VIO_D8_MARK), | ||
1022 | PINMUX_GPIO(GPIO_FN_VIO_D7, VIO_D7_MARK), | ||
1023 | PINMUX_GPIO(GPIO_FN_VIO_D6, VIO_D6_MARK), | ||
1024 | PINMUX_GPIO(GPIO_FN_VIO_D5, VIO_D5_MARK), | ||
1025 | PINMUX_GPIO(GPIO_FN_VIO_D4, VIO_D4_MARK), | ||
1026 | PINMUX_GPIO(GPIO_FN_VIO_D3, VIO_D3_MARK), | ||
1027 | PINMUX_GPIO(GPIO_FN_VIO_D2, VIO_D2_MARK), | ||
1028 | PINMUX_GPIO(GPIO_FN_VIO_D1, VIO_D1_MARK), | ||
1029 | PINMUX_GPIO(GPIO_FN_VIO_D0, VIO_D0_MARK), | ||
1030 | PINMUX_GPIO(GPIO_FN_VIO_CLK, VIO_CLK_MARK), | ||
1031 | PINMUX_GPIO(GPIO_FN_VIO_VD, VIO_VD_MARK), | ||
1032 | PINMUX_GPIO(GPIO_FN_VIO_HD, VIO_HD_MARK), | ||
1033 | PINMUX_GPIO(GPIO_FN_VIO_FLD, VIO_FLD_MARK), | ||
1034 | PINMUX_GPIO(GPIO_FN_VIO_CKO, VIO_CKO_MARK), | ||
1035 | PINMUX_GPIO(GPIO_FN_VIO_STEX, VIO_STEX_MARK), | ||
1036 | PINMUX_GPIO(GPIO_FN_VIO_STEM, VIO_STEM_MARK), | ||
1037 | PINMUX_GPIO(GPIO_FN_VIO_VD2, VIO_VD2_MARK), | ||
1038 | PINMUX_GPIO(GPIO_FN_VIO_HD2, VIO_HD2_MARK), | ||
1039 | PINMUX_GPIO(GPIO_FN_VIO_CLK2, VIO_CLK2_MARK), | ||
1040 | |||
1041 | /* LCDC */ | ||
1042 | PINMUX_GPIO(GPIO_FN_LCDD23, LCDD23_MARK), | ||
1043 | PINMUX_GPIO(GPIO_FN_LCDD22, LCDD22_MARK), | ||
1044 | PINMUX_GPIO(GPIO_FN_LCDD21, LCDD21_MARK), | ||
1045 | PINMUX_GPIO(GPIO_FN_LCDD20, LCDD20_MARK), | ||
1046 | PINMUX_GPIO(GPIO_FN_LCDD19, LCDD19_MARK), | ||
1047 | PINMUX_GPIO(GPIO_FN_LCDD18, LCDD18_MARK), | ||
1048 | PINMUX_GPIO(GPIO_FN_LCDD17, LCDD17_MARK), | ||
1049 | PINMUX_GPIO(GPIO_FN_LCDD16, LCDD16_MARK), | ||
1050 | PINMUX_GPIO(GPIO_FN_LCDD15, LCDD15_MARK), | ||
1051 | PINMUX_GPIO(GPIO_FN_LCDD14, LCDD14_MARK), | ||
1052 | PINMUX_GPIO(GPIO_FN_LCDD13, LCDD13_MARK), | ||
1053 | PINMUX_GPIO(GPIO_FN_LCDD12, LCDD12_MARK), | ||
1054 | PINMUX_GPIO(GPIO_FN_LCDD11, LCDD11_MARK), | ||
1055 | PINMUX_GPIO(GPIO_FN_LCDD10, LCDD10_MARK), | ||
1056 | PINMUX_GPIO(GPIO_FN_LCDD9, LCDD9_MARK), | ||
1057 | PINMUX_GPIO(GPIO_FN_LCDD8, LCDD8_MARK), | ||
1058 | PINMUX_GPIO(GPIO_FN_LCDD7, LCDD7_MARK), | ||
1059 | PINMUX_GPIO(GPIO_FN_LCDD6, LCDD6_MARK), | ||
1060 | PINMUX_GPIO(GPIO_FN_LCDD5, LCDD5_MARK), | ||
1061 | PINMUX_GPIO(GPIO_FN_LCDD4, LCDD4_MARK), | ||
1062 | PINMUX_GPIO(GPIO_FN_LCDD3, LCDD3_MARK), | ||
1063 | PINMUX_GPIO(GPIO_FN_LCDD2, LCDD2_MARK), | ||
1064 | PINMUX_GPIO(GPIO_FN_LCDD1, LCDD1_MARK), | ||
1065 | PINMUX_GPIO(GPIO_FN_LCDD0, LCDD0_MARK), | ||
1066 | PINMUX_GPIO(GPIO_FN_LCDLCLK, LCDLCLK_MARK), | ||
1067 | /* Main LCD */ | ||
1068 | PINMUX_GPIO(GPIO_FN_LCDDON, LCDDON_MARK), | ||
1069 | PINMUX_GPIO(GPIO_FN_LCDVCPWC, LCDVCPWC_MARK), | ||
1070 | PINMUX_GPIO(GPIO_FN_LCDVEPWC, LCDVEPWC_MARK), | ||
1071 | PINMUX_GPIO(GPIO_FN_LCDVSYN, LCDVSYN_MARK), | ||
1072 | /* Main LCD - RGB Mode */ | ||
1073 | PINMUX_GPIO(GPIO_FN_LCDDCK, LCDDCK_MARK), | ||
1074 | PINMUX_GPIO(GPIO_FN_LCDHSYN, LCDHSYN_MARK), | ||
1075 | PINMUX_GPIO(GPIO_FN_LCDDISP, LCDDISP_MARK), | ||
1076 | /* Main LCD - SYS Mode */ | ||
1077 | PINMUX_GPIO(GPIO_FN_LCDRS, LCDRS_MARK), | ||
1078 | PINMUX_GPIO(GPIO_FN_LCDCS, LCDCS_MARK), | ||
1079 | PINMUX_GPIO(GPIO_FN_LCDWR, LCDWR_MARK), | ||
1080 | PINMUX_GPIO(GPIO_FN_LCDRD, LCDRD_MARK), | ||
1081 | /* Sub LCD - SYS Mode */ | ||
1082 | PINMUX_GPIO(GPIO_FN_LCDDON2, LCDDON2_MARK), | ||
1083 | PINMUX_GPIO(GPIO_FN_LCDVCPWC2, LCDVCPWC2_MARK), | ||
1084 | PINMUX_GPIO(GPIO_FN_LCDVEPWC2, LCDVEPWC2_MARK), | ||
1085 | PINMUX_GPIO(GPIO_FN_LCDVSYN2, LCDVSYN2_MARK), | ||
1086 | PINMUX_GPIO(GPIO_FN_LCDCS2, LCDCS2_MARK), | ||
1087 | |||
1088 | /* BSC */ | ||
1089 | PINMUX_GPIO(GPIO_FN_IOIS16, IOIS16_MARK), | ||
1090 | PINMUX_GPIO(GPIO_FN_A25, A25_MARK), | ||
1091 | PINMUX_GPIO(GPIO_FN_A24, A24_MARK), | ||
1092 | PINMUX_GPIO(GPIO_FN_A23, A23_MARK), | ||
1093 | PINMUX_GPIO(GPIO_FN_A22, A22_MARK), | ||
1094 | PINMUX_GPIO(GPIO_FN_BS, BS_MARK), | ||
1095 | PINMUX_GPIO(GPIO_FN_CS6B_CE1B, CS6B_CE1B_MARK), | ||
1096 | PINMUX_GPIO(GPIO_FN_WAIT, WAIT_MARK), | ||
1097 | PINMUX_GPIO(GPIO_FN_CS6A_CE2B, CS6A_CE2B_MARK), | ||
1098 | |||
1099 | /* SBSC */ | ||
1100 | PINMUX_GPIO(GPIO_FN_HPD63, HPD63_MARK), | ||
1101 | PINMUX_GPIO(GPIO_FN_HPD62, HPD62_MARK), | ||
1102 | PINMUX_GPIO(GPIO_FN_HPD61, HPD61_MARK), | ||
1103 | PINMUX_GPIO(GPIO_FN_HPD60, HPD60_MARK), | ||
1104 | PINMUX_GPIO(GPIO_FN_HPD59, HPD59_MARK), | ||
1105 | PINMUX_GPIO(GPIO_FN_HPD58, HPD58_MARK), | ||
1106 | PINMUX_GPIO(GPIO_FN_HPD57, HPD57_MARK), | ||
1107 | PINMUX_GPIO(GPIO_FN_HPD56, HPD56_MARK), | ||
1108 | PINMUX_GPIO(GPIO_FN_HPD55, HPD55_MARK), | ||
1109 | PINMUX_GPIO(GPIO_FN_HPD54, HPD54_MARK), | ||
1110 | PINMUX_GPIO(GPIO_FN_HPD53, HPD53_MARK), | ||
1111 | PINMUX_GPIO(GPIO_FN_HPD52, HPD52_MARK), | ||
1112 | PINMUX_GPIO(GPIO_FN_HPD51, HPD51_MARK), | ||
1113 | PINMUX_GPIO(GPIO_FN_HPD50, HPD50_MARK), | ||
1114 | PINMUX_GPIO(GPIO_FN_HPD49, HPD49_MARK), | ||
1115 | PINMUX_GPIO(GPIO_FN_HPD48, HPD48_MARK), | ||
1116 | PINMUX_GPIO(GPIO_FN_HPDQM7, HPDQM7_MARK), | ||
1117 | PINMUX_GPIO(GPIO_FN_HPDQM6, HPDQM6_MARK), | ||
1118 | PINMUX_GPIO(GPIO_FN_HPDQM5, HPDQM5_MARK), | ||
1119 | PINMUX_GPIO(GPIO_FN_HPDQM4, HPDQM4_MARK), | ||
1120 | |||
1121 | /* IRQ */ | ||
1122 | PINMUX_GPIO(GPIO_FN_IRQ0, IRQ0_MARK), | ||
1123 | PINMUX_GPIO(GPIO_FN_IRQ1, IRQ1_MARK), | ||
1124 | PINMUX_GPIO(GPIO_FN_IRQ2, IRQ2_MARK), | ||
1125 | PINMUX_GPIO(GPIO_FN_IRQ3, IRQ3_MARK), | ||
1126 | PINMUX_GPIO(GPIO_FN_IRQ4, IRQ4_MARK), | ||
1127 | PINMUX_GPIO(GPIO_FN_IRQ5, IRQ5_MARK), | ||
1128 | PINMUX_GPIO(GPIO_FN_IRQ6, IRQ6_MARK), | ||
1129 | PINMUX_GPIO(GPIO_FN_IRQ7, IRQ7_MARK), | ||
1130 | |||
1131 | /* SDHI */ | ||
1132 | PINMUX_GPIO(GPIO_FN_SDHICD, SDHICD_MARK), | ||
1133 | PINMUX_GPIO(GPIO_FN_SDHIWP, SDHIWP_MARK), | ||
1134 | PINMUX_GPIO(GPIO_FN_SDHID3, SDHID3_MARK), | ||
1135 | PINMUX_GPIO(GPIO_FN_SDHID2, SDHID2_MARK), | ||
1136 | PINMUX_GPIO(GPIO_FN_SDHID1, SDHID1_MARK), | ||
1137 | PINMUX_GPIO(GPIO_FN_SDHID0, SDHID0_MARK), | ||
1138 | PINMUX_GPIO(GPIO_FN_SDHICMD, SDHICMD_MARK), | ||
1139 | PINMUX_GPIO(GPIO_FN_SDHICLK, SDHICLK_MARK), | ||
1140 | |||
1141 | /* SIU - Port A */ | ||
1142 | PINMUX_GPIO(GPIO_FN_SIUAOLR, SIUAOLR_MARK), | ||
1143 | PINMUX_GPIO(GPIO_FN_SIUAOBT, SIUAOBT_MARK), | ||
1144 | PINMUX_GPIO(GPIO_FN_SIUAISLD, SIUAISLD_MARK), | ||
1145 | PINMUX_GPIO(GPIO_FN_SIUAILR, SIUAILR_MARK), | ||
1146 | PINMUX_GPIO(GPIO_FN_SIUAIBT, SIUAIBT_MARK), | ||
1147 | PINMUX_GPIO(GPIO_FN_SIUAOSLD, SIUAOSLD_MARK), | ||
1148 | PINMUX_GPIO(GPIO_FN_SIUMCKA, SIUMCKA_MARK), | ||
1149 | PINMUX_GPIO(GPIO_FN_SIUFCKA, SIUFCKA_MARK), | ||
1150 | |||
1151 | /* SIU - Port B */ | ||
1152 | PINMUX_GPIO(GPIO_FN_SIUBOLR, SIUBOLR_MARK), | ||
1153 | PINMUX_GPIO(GPIO_FN_SIUBOBT, SIUBOBT_MARK), | ||
1154 | PINMUX_GPIO(GPIO_FN_SIUBISLD, SIUBISLD_MARK), | ||
1155 | PINMUX_GPIO(GPIO_FN_SIUBILR, SIUBILR_MARK), | ||
1156 | PINMUX_GPIO(GPIO_FN_SIUBIBT, SIUBIBT_MARK), | ||
1157 | PINMUX_GPIO(GPIO_FN_SIUBOSLD, SIUBOSLD_MARK), | ||
1158 | PINMUX_GPIO(GPIO_FN_SIUMCKB, SIUMCKB_MARK), | ||
1159 | PINMUX_GPIO(GPIO_FN_SIUFCKB, SIUFCKB_MARK), | ||
1160 | |||
1161 | /* AUD */ | ||
1162 | PINMUX_GPIO(GPIO_FN_AUDSYNC, AUDSYNC_MARK), | ||
1163 | PINMUX_GPIO(GPIO_FN_AUDATA3, AUDATA3_MARK), | ||
1164 | PINMUX_GPIO(GPIO_FN_AUDATA2, AUDATA2_MARK), | ||
1165 | PINMUX_GPIO(GPIO_FN_AUDATA1, AUDATA1_MARK), | ||
1166 | PINMUX_GPIO(GPIO_FN_AUDATA0, AUDATA0_MARK), | ||
1167 | |||
1168 | /* DMAC */ | ||
1169 | PINMUX_GPIO(GPIO_FN_DACK, DACK_MARK), | ||
1170 | PINMUX_GPIO(GPIO_FN_DREQ0, DREQ0_MARK), | ||
1171 | |||
1172 | /* VOU */ | ||
1173 | PINMUX_GPIO(GPIO_FN_DV_CLKI, DV_CLKI_MARK), | ||
1174 | PINMUX_GPIO(GPIO_FN_DV_CLK, DV_CLK_MARK), | ||
1175 | PINMUX_GPIO(GPIO_FN_DV_HSYNC, DV_HSYNC_MARK), | ||
1176 | PINMUX_GPIO(GPIO_FN_DV_VSYNC, DV_VSYNC_MARK), | ||
1177 | PINMUX_GPIO(GPIO_FN_DV_D15, DV_D15_MARK), | ||
1178 | PINMUX_GPIO(GPIO_FN_DV_D14, DV_D14_MARK), | ||
1179 | PINMUX_GPIO(GPIO_FN_DV_D13, DV_D13_MARK), | ||
1180 | PINMUX_GPIO(GPIO_FN_DV_D12, DV_D12_MARK), | ||
1181 | PINMUX_GPIO(GPIO_FN_DV_D11, DV_D11_MARK), | ||
1182 | PINMUX_GPIO(GPIO_FN_DV_D10, DV_D10_MARK), | ||
1183 | PINMUX_GPIO(GPIO_FN_DV_D9, DV_D9_MARK), | ||
1184 | PINMUX_GPIO(GPIO_FN_DV_D8, DV_D8_MARK), | ||
1185 | PINMUX_GPIO(GPIO_FN_DV_D7, DV_D7_MARK), | ||
1186 | PINMUX_GPIO(GPIO_FN_DV_D6, DV_D6_MARK), | ||
1187 | PINMUX_GPIO(GPIO_FN_DV_D5, DV_D5_MARK), | ||
1188 | PINMUX_GPIO(GPIO_FN_DV_D4, DV_D4_MARK), | ||
1189 | PINMUX_GPIO(GPIO_FN_DV_D3, DV_D3_MARK), | ||
1190 | PINMUX_GPIO(GPIO_FN_DV_D2, DV_D2_MARK), | ||
1191 | PINMUX_GPIO(GPIO_FN_DV_D1, DV_D1_MARK), | ||
1192 | PINMUX_GPIO(GPIO_FN_DV_D0, DV_D0_MARK), | ||
1193 | |||
1194 | /* CPG */ | ||
1195 | PINMUX_GPIO(GPIO_FN_STATUS0, STATUS0_MARK), | ||
1196 | PINMUX_GPIO(GPIO_FN_PDSTATUS, PDSTATUS_MARK), | ||
1197 | |||
1198 | /* SIOF0 */ | ||
1199 | PINMUX_GPIO(GPIO_FN_SIOF0_MCK, SIOF0_MCK_MARK), | ||
1200 | PINMUX_GPIO(GPIO_FN_SIOF0_SCK, SIOF0_SCK_MARK), | ||
1201 | PINMUX_GPIO(GPIO_FN_SIOF0_SYNC, SIOF0_SYNC_MARK), | ||
1202 | PINMUX_GPIO(GPIO_FN_SIOF0_SS1, SIOF0_SS1_MARK), | ||
1203 | PINMUX_GPIO(GPIO_FN_SIOF0_SS2, SIOF0_SS2_MARK), | ||
1204 | PINMUX_GPIO(GPIO_FN_SIOF0_TXD, SIOF0_TXD_MARK), | ||
1205 | PINMUX_GPIO(GPIO_FN_SIOF0_RXD, SIOF0_RXD_MARK), | ||
1206 | |||
1207 | /* SIOF1 */ | ||
1208 | PINMUX_GPIO(GPIO_FN_SIOF1_MCK, SIOF1_MCK_MARK), | ||
1209 | PINMUX_GPIO(GPIO_FN_SIOF1_SCK, SIOF1_SCK_MARK), | ||
1210 | PINMUX_GPIO(GPIO_FN_SIOF1_SYNC, SIOF1_SYNC_MARK), | ||
1211 | PINMUX_GPIO(GPIO_FN_SIOF1_SS1, SIOF1_SS1_MARK), | ||
1212 | PINMUX_GPIO(GPIO_FN_SIOF1_SS2, SIOF1_SS2_MARK), | ||
1213 | PINMUX_GPIO(GPIO_FN_SIOF1_TXD, SIOF1_TXD_MARK), | ||
1214 | PINMUX_GPIO(GPIO_FN_SIOF1_RXD, SIOF1_RXD_MARK), | ||
1215 | |||
1216 | /* SIM */ | ||
1217 | PINMUX_GPIO(GPIO_FN_SIM_D, SIM_D_MARK), | ||
1218 | PINMUX_GPIO(GPIO_FN_SIM_CLK, SIM_CLK_MARK), | ||
1219 | PINMUX_GPIO(GPIO_FN_SIM_RST, SIM_RST_MARK), | ||
1220 | |||
1221 | /* TSIF */ | ||
1222 | PINMUX_GPIO(GPIO_FN_TS_SDAT, TS_SDAT_MARK), | ||
1223 | PINMUX_GPIO(GPIO_FN_TS_SCK, TS_SCK_MARK), | ||
1224 | PINMUX_GPIO(GPIO_FN_TS_SDEN, TS_SDEN_MARK), | ||
1225 | PINMUX_GPIO(GPIO_FN_TS_SPSYNC, TS_SPSYNC_MARK), | ||
1226 | |||
1227 | /* IRDA */ | ||
1228 | PINMUX_GPIO(GPIO_FN_IRDA_IN, IRDA_IN_MARK), | ||
1229 | PINMUX_GPIO(GPIO_FN_IRDA_OUT, IRDA_OUT_MARK), | ||
1230 | |||
1231 | /* TPU */ | ||
1232 | PINMUX_GPIO(GPIO_FN_TPUTO, TPUTO_MARK), | ||
1233 | |||
1234 | /* FLCTL */ | ||
1235 | PINMUX_GPIO(GPIO_FN_FCE, FCE_MARK), | ||
1236 | PINMUX_GPIO(GPIO_FN_NAF7, NAF7_MARK), | ||
1237 | PINMUX_GPIO(GPIO_FN_NAF6, NAF6_MARK), | ||
1238 | PINMUX_GPIO(GPIO_FN_NAF5, NAF5_MARK), | ||
1239 | PINMUX_GPIO(GPIO_FN_NAF4, NAF4_MARK), | ||
1240 | PINMUX_GPIO(GPIO_FN_NAF3, NAF3_MARK), | ||
1241 | PINMUX_GPIO(GPIO_FN_NAF2, NAF2_MARK), | ||
1242 | PINMUX_GPIO(GPIO_FN_NAF1, NAF1_MARK), | ||
1243 | PINMUX_GPIO(GPIO_FN_NAF0, NAF0_MARK), | ||
1244 | PINMUX_GPIO(GPIO_FN_FCDE, FCDE_MARK), | ||
1245 | PINMUX_GPIO(GPIO_FN_FOE, FOE_MARK), | ||
1246 | PINMUX_GPIO(GPIO_FN_FSC, FSC_MARK), | ||
1247 | PINMUX_GPIO(GPIO_FN_FWE, FWE_MARK), | ||
1248 | PINMUX_GPIO(GPIO_FN_FRB, FRB_MARK), | ||
1249 | |||
1250 | /* KEYSC */ | ||
1251 | PINMUX_GPIO(GPIO_FN_KEYIN0, KEYIN0_MARK), | ||
1252 | PINMUX_GPIO(GPIO_FN_KEYIN1, KEYIN1_MARK), | ||
1253 | PINMUX_GPIO(GPIO_FN_KEYIN2, KEYIN2_MARK), | ||
1254 | PINMUX_GPIO(GPIO_FN_KEYIN3, KEYIN3_MARK), | ||
1255 | PINMUX_GPIO(GPIO_FN_KEYIN4, KEYIN4_MARK), | ||
1256 | PINMUX_GPIO(GPIO_FN_KEYOUT0, KEYOUT0_MARK), | ||
1257 | PINMUX_GPIO(GPIO_FN_KEYOUT1, KEYOUT1_MARK), | ||
1258 | PINMUX_GPIO(GPIO_FN_KEYOUT2, KEYOUT2_MARK), | ||
1259 | PINMUX_GPIO(GPIO_FN_KEYOUT3, KEYOUT3_MARK), | ||
1260 | PINMUX_GPIO(GPIO_FN_KEYOUT4_IN6, KEYOUT4_IN6_MARK), | ||
1261 | PINMUX_GPIO(GPIO_FN_KEYOUT5_IN5, KEYOUT5_IN5_MARK), | ||
1262 | }; | ||
1263 | |||
1264 | static struct pinmux_cfg_reg pinmux_config_regs[] = { | ||
1265 | { PINMUX_CFG_REG("PACR", 0xa4050100, 16, 2) { | ||
1266 | VIO_D7_SCIF1_SCK, PTA7_OUT, PTA7_IN_PD, PTA7_IN, | ||
1267 | VIO_D6_SCIF1_RXD, 0, PTA6_IN_PD, PTA6_IN, | ||
1268 | VIO_D5_SCIF1_TXD, PTA5_OUT, PTA5_IN_PD, PTA5_IN, | ||
1269 | VIO_D4, 0, PTA4_IN_PD, PTA4_IN, | ||
1270 | VIO_D3, 0, PTA3_IN_PD, PTA3_IN, | ||
1271 | VIO_D2, 0, PTA2_IN_PD, PTA2_IN, | ||
1272 | VIO_D1, 0, PTA1_IN_PD, PTA1_IN, | ||
1273 | VIO_D0_LCDLCLK, 0, PTA0_IN_PD, PTA0_IN } | ||
1274 | }, | ||
1275 | { PINMUX_CFG_REG("PBCR", 0xa4050102, 16, 2) { | ||
1276 | HPD55, PTB7_OUT, 0, PTB7_IN, | ||
1277 | HPD54, PTB6_OUT, 0, PTB6_IN, | ||
1278 | HPD53, PTB5_OUT, 0, PTB5_IN, | ||
1279 | HPD52, PTB4_OUT, 0, PTB4_IN, | ||
1280 | HPD51, PTB3_OUT, 0, PTB3_IN, | ||
1281 | HPD50, PTB2_OUT, 0, PTB2_IN, | ||
1282 | HPD49, PTB1_OUT, 0, PTB1_IN, | ||
1283 | HPD48, PTB0_OUT, 0, PTB0_IN } | ||
1284 | }, | ||
1285 | { PINMUX_CFG_REG("PCCR", 0xa4050104, 16, 2) { | ||
1286 | 0, 0, PTC7_IN_PU, PTC7_IN, | ||
1287 | 0, 0, 0, 0, | ||
1288 | IOIS16, 0, PTC5_IN_PU, PTC5_IN, | ||
1289 | HPDQM7, PTC4_OUT, 0, PTC4_IN, | ||
1290 | HPDQM6, PTC3_OUT, 0, PTC3_IN, | ||
1291 | HPDQM5, PTC2_OUT, 0, PTC2_IN, | ||
1292 | 0, 0, 0, 0, | ||
1293 | HPDQM4, PTC0_OUT, 0, PTC0_IN } | ||
1294 | }, | ||
1295 | { PINMUX_CFG_REG("PDCR", 0xa4050106, 16, 2) { | ||
1296 | SDHICD, 0, PTD7_IN_PU, PTD7_IN, | ||
1297 | SDHIWP, PTD6_OUT, PTD6_IN_PU, PTD6_IN, | ||
1298 | SDHID3, PTD5_OUT, PTD5_IN_PU, PTD5_IN, | ||
1299 | IRQ2_SDHID2, PTD4_OUT, PTD4_IN_PU, PTD4_IN, | ||
1300 | SDHID1, PTD3_OUT, PTD3_IN_PU, PTD3_IN, | ||
1301 | SDHID0, PTD2_OUT, PTD2_IN_PU, PTD2_IN, | ||
1302 | SDHICMD, PTD1_OUT, PTD1_IN_PU, PTD1_IN, | ||
1303 | SDHICLK, PTD0_OUT, 0, 0 } | ||
1304 | }, | ||
1305 | { PINMUX_CFG_REG("PECR", 0xa4050108, 16, 2) { | ||
1306 | A25, PTE7_OUT, PTE7_IN_PD, PTE7_IN, | ||
1307 | A24, PTE6_OUT, PTE6_IN_PD, PTE6_IN, | ||
1308 | A23, PTE5_OUT, PTE5_IN_PD, PTE5_IN, | ||
1309 | A22, PTE4_OUT, PTE4_IN_PD, PTE4_IN, | ||
1310 | 0, 0, 0, 0, | ||
1311 | 0, 0, 0, 0, | ||
1312 | IRQ5, PTE1_OUT, PTE1_IN_PD, PTE1_IN, | ||
1313 | IRQ4_BS, PTE0_OUT, PTE0_IN_PD, PTE0_IN } | ||
1314 | }, | ||
1315 | { PINMUX_CFG_REG("PFCR", 0xa405010a, 16, 2) { | ||
1316 | 0, 0, 0, 0, | ||
1317 | PTF6, PTF6_OUT, PTF6_IN_PD, PTF6_IN, | ||
1318 | SIOSCK_SIUBOBT, PTF5_OUT, PTF5_IN_PD, PTF5_IN, | ||
1319 | SIOSTRB1_SIUBOLR, PTF4_OUT, PTF4_IN_PD, PTF4_IN, | ||
1320 | SIOSTRB0_SIUBIBT, PTF3_OUT, PTF3_IN_PD, PTF3_IN, | ||
1321 | SIOD_SIUBILR, PTF2_OUT, PTF2_IN_PD, PTF2_IN, | ||
1322 | SIORXD_SIUBISLD, 0, PTF1_IN_PD, PTF1_IN, | ||
1323 | SIOTXD_SIUBOSLD, PTF0_OUT, 0, 0 } | ||
1324 | }, | ||
1325 | { PINMUX_CFG_REG("PGCR", 0xa405010c, 16, 2) { | ||
1326 | 0, 0, 0, 0, | ||
1327 | 0, 0, 0, 0, | ||
1328 | 0, 0, 0, 0, | ||
1329 | AUDSYNC, PTG4_OUT, 0, 0, | ||
1330 | AUDATA3, PTG3_OUT, 0, 0, | ||
1331 | AUDATA2, PTG2_OUT, 0, 0, | ||
1332 | AUDATA1, PTG1_OUT, 0, 0, | ||
1333 | AUDATA0, PTG0_OUT, 0, 0 } | ||
1334 | }, | ||
1335 | { PINMUX_CFG_REG("PHCR", 0xa405010e, 16, 2) { | ||
1336 | LCDVCPWC_LCDVCPWC2, PTH7_OUT, 0, 0, | ||
1337 | LCDVSYN2_DACK, PTH6_OUT, PTH6_IN_PD, PTH6_IN, | ||
1338 | LCDVSYN, PTH5_OUT, PTH5_IN_PD, PTH5_IN, | ||
1339 | LCDDISP_LCDRS, PTH4_OUT, 0, 0, | ||
1340 | LCDHSYN_LCDCS, PTH3_OUT, 0, 0, | ||
1341 | LCDDON_LCDDON2, PTH2_OUT, 0, 0, | ||
1342 | LCDD17_DV_HSYNC, PTH1_OUT, PTH1_IN_PD, PTH1_IN, | ||
1343 | LCDD16_DV_VSYNC, PTH0_OUT, PTH0_IN_PD, PTH0_IN } | ||
1344 | }, | ||
1345 | { PINMUX_CFG_REG("PJCR", 0xa4050110, 16, 2) { | ||
1346 | STATUS0, PTJ7_OUT, 0, 0, | ||
1347 | 0, PTJ6_OUT, 0, 0, | ||
1348 | PDSTATUS, PTJ5_OUT, 0, 0, | ||
1349 | 0, 0, 0, 0, | ||
1350 | 0, 0, 0, 0, | ||
1351 | 0, 0, 0, 0, | ||
1352 | IRQ1, PTJ1_OUT, PTJ1_IN_PU, PTJ1_IN, | ||
1353 | IRQ0, PTJ0_OUT, PTJ0_IN_PU, PTJ0_IN } | ||
1354 | }, | ||
1355 | { PINMUX_CFG_REG("PKCR", 0xa4050112, 16, 2) { | ||
1356 | 0, 0, 0, 0, | ||
1357 | SIUAILR_SIOF1_SS2, PTK6_OUT, PTK6_IN_PD, PTK6_IN, | ||
1358 | SIUAIBT_SIOF1_SS1, PTK5_OUT, PTK5_IN_PD, PTK5_IN, | ||
1359 | SIUAOLR_SIOF1_SYNC, PTK4_OUT, PTK4_IN_PD, PTK4_IN, | ||
1360 | SIUAOBT_SIOF1_SCK, PTK3_OUT, PTK3_IN_PD, PTK3_IN, | ||
1361 | SIUAISLD_SIOF1_RXD, 0, PTK2_IN_PD, PTK2_IN, | ||
1362 | SIUAOSLD_SIOF1_TXD, PTK1_OUT, 0, 0, | ||
1363 | PTK0, PTK0_OUT, PTK0_IN_PD, PTK0_IN } | ||
1364 | }, | ||
1365 | { PINMUX_CFG_REG("PLCR", 0xa4050114, 16, 2) { | ||
1366 | LCDD15_DV_D15, PTL7_OUT, PTL7_IN_PD, PTL7_IN, | ||
1367 | LCDD14_DV_D14, PTL6_OUT, PTL6_IN_PD, PTL6_IN, | ||
1368 | LCDD13_DV_D13, PTL5_OUT, PTL5_IN_PD, PTL5_IN, | ||
1369 | LCDD12_DV_D12, PTL4_OUT, PTL4_IN_PD, PTL4_IN, | ||
1370 | LCDD11_DV_D11, PTL3_OUT, PTL3_IN_PD, PTL3_IN, | ||
1371 | LCDD10_DV_D10, PTL2_OUT, PTL2_IN_PD, PTL2_IN, | ||
1372 | LCDD9_DV_D9, PTL1_OUT, PTL1_IN_PD, PTL1_IN, | ||
1373 | LCDD8_DV_D8, PTL0_OUT, PTL0_IN_PD, PTL0_IN } | ||
1374 | }, | ||
1375 | { PINMUX_CFG_REG("PMCR", 0xa4050116, 16, 2) { | ||
1376 | LCDD7_DV_D7, PTM7_OUT, PTM7_IN_PD, PTM7_IN, | ||
1377 | LCDD6_DV_D6, PTM6_OUT, PTM6_IN_PD, PTM6_IN, | ||
1378 | LCDD5_DV_D5, PTM5_OUT, PTM5_IN_PD, PTM5_IN, | ||
1379 | LCDD4_DV_D4, PTM4_OUT, PTM4_IN_PD, PTM4_IN, | ||
1380 | LCDD3_DV_D3, PTM3_OUT, PTM3_IN_PD, PTM3_IN, | ||
1381 | LCDD2_DV_D2, PTM2_OUT, PTM2_IN_PD, PTM2_IN, | ||
1382 | LCDD1_DV_D1, PTM1_OUT, PTM1_IN_PD, PTM1_IN, | ||
1383 | LCDD0_DV_D0, PTM0_OUT, PTM0_IN_PD, PTM0_IN } | ||
1384 | }, | ||
1385 | { PINMUX_CFG_REG("PNCR", 0xa4050118, 16, 2) { | ||
1386 | HPD63, PTN7_OUT, 0, PTN7_IN, | ||
1387 | HPD62, PTN6_OUT, 0, PTN6_IN, | ||
1388 | HPD61, PTN5_OUT, 0, PTN5_IN, | ||
1389 | HPD60, PTN4_OUT, 0, PTN4_IN, | ||
1390 | HPD59, PTN3_OUT, 0, PTN3_IN, | ||
1391 | HPD58, PTN2_OUT, 0, PTN2_IN, | ||
1392 | HPD57, PTN1_OUT, 0, PTN1_IN, | ||
1393 | HPD56, PTN0_OUT, 0, PTN0_IN } | ||
1394 | }, | ||
1395 | { PINMUX_CFG_REG("PQCR", 0xa405011a, 16, 2) { | ||
1396 | 0, 0, 0, 0, | ||
1397 | SIOF0_SS2_SIM_RST, PTQ6_OUT, 0, 0, | ||
1398 | SIOF0_SS1_TS_SPSYNC, PTQ5_OUT, PTQ5_IN_PD, PTQ5_IN, | ||
1399 | SIOF0_SYNC_TS_SDEN, PTQ4_OUT, PTQ4_IN_PD, PTQ4_IN, | ||
1400 | SIOF0_SCK_TS_SCK, PTQ3_OUT, PTQ3_IN_PD, PTQ3_IN, | ||
1401 | PTQ2, 0, PTQ2_IN_PD, PTQ2_IN, | ||
1402 | PTQ1, PTQ1_OUT, 0, 0, | ||
1403 | PTQ0, PTQ0_OUT, PTQ0_IN_PU, PTQ0_IN } | ||
1404 | }, | ||
1405 | { PINMUX_CFG_REG("PRCR", 0xa405011c, 16, 2) { | ||
1406 | 0, 0, 0, 0, | ||
1407 | 0, 0, 0, 0, | ||
1408 | 0, 0, 0, 0, | ||
1409 | LCDRD, PTR4_OUT, 0, 0, | ||
1410 | CS6B_CE1B_LCDCS2, PTR3_OUT, 0, 0, | ||
1411 | WAIT, 0, PTR2_IN_PU, PTR2_IN, | ||
1412 | LCDDCK_LCDWR, PTR1_OUT, 0, 0, | ||
1413 | LCDVEPWC_LCDVEPWC2, PTR0_OUT, 0, 0 } | ||
1414 | }, | ||
1415 | { PINMUX_CFG_REG("PSCR", 0xa405011e, 16, 2) { | ||
1416 | 0, 0, 0, 0, | ||
1417 | 0, 0, 0, 0, | ||
1418 | 0, 0, 0, 0, | ||
1419 | SCIF0_CTS_SIUAISPD, 0, PTS4_IN_PD, PTS4_IN, | ||
1420 | SCIF0_RTS_SIUAOSPD, PTS3_OUT, 0, 0, | ||
1421 | SCIF0_SCK_TPUTO, PTS2_OUT, PTS2_IN_PD, PTS2_IN, | ||
1422 | SCIF0_RXD, 0, PTS1_IN_PD, PTS1_IN, | ||
1423 | SCIF0_TXD, PTS0_OUT, 0, 0 } | ||
1424 | }, | ||
1425 | { PINMUX_CFG_REG("PTCR", 0xa4050140, 16, 2) { | ||
1426 | 0, 0, 0, 0, | ||
1427 | 0, 0, 0, 0, | ||
1428 | 0, 0, 0, 0, | ||
1429 | FOE_VIO_VD2, PTT4_OUT, PTT4_IN_PD, PTT4_IN, | ||
1430 | FWE, PTT3_OUT, PTT3_IN_PD, PTT3_IN, | ||
1431 | FSC, PTT2_OUT, PTT2_IN_PD, PTT2_IN, | ||
1432 | DREQ0, 0, PTT1_IN_PD, PTT1_IN, | ||
1433 | FCDE, PTT0_OUT, 0, 0 } | ||
1434 | }, | ||
1435 | { PINMUX_CFG_REG("PUCR", 0xa4050142, 16, 2) { | ||
1436 | 0, 0, 0, 0, | ||
1437 | 0, 0, 0, 0, | ||
1438 | 0, 0, 0, 0, | ||
1439 | NAF2_VIO_D10, PTU4_OUT, PTU4_IN_PD, PTU4_IN, | ||
1440 | NAF1_VIO_D9, PTU3_OUT, PTU3_IN_PD, PTU3_IN, | ||
1441 | NAF0_VIO_D8, PTU2_OUT, PTU2_IN_PD, PTU2_IN, | ||
1442 | FRB_VIO_CLK2, 0, PTU1_IN_PD, PTU1_IN, | ||
1443 | FCE_VIO_HD2, PTU0_OUT, PTU0_IN_PD, PTU0_IN } | ||
1444 | }, | ||
1445 | { PINMUX_CFG_REG("PVCR", 0xa4050144, 16, 2) { | ||
1446 | 0, 0, 0, 0, | ||
1447 | 0, 0, 0, 0, | ||
1448 | 0, 0, 0, 0, | ||
1449 | NAF7_VIO_D15, PTV4_OUT, PTV4_IN_PD, PTV4_IN, | ||
1450 | NAF6_VIO_D14, PTV3_OUT, PTV3_IN_PD, PTV3_IN, | ||
1451 | NAF5_VIO_D13, PTV2_OUT, PTV2_IN_PD, PTV2_IN, | ||
1452 | NAF4_VIO_D12, PTV1_OUT, PTV1_IN_PD, PTV1_IN, | ||
1453 | NAF3_VIO_D11, PTV0_OUT, PTV0_IN_PD, PTV0_IN } | ||
1454 | }, | ||
1455 | { PINMUX_CFG_REG("PWCR", 0xa4050146, 16, 2) { | ||
1456 | 0, 0, 0, 0, | ||
1457 | VIO_FLD_SCIF2_CTS, 0, PTW6_IN_PD, PTW6_IN, | ||
1458 | VIO_CKO_SCIF2_RTS, PTW5_OUT, 0, 0, | ||
1459 | VIO_STEX_SCIF2_SCK, PTW4_OUT, PTW4_IN_PD, PTW4_IN, | ||
1460 | VIO_STEM_SCIF2_TXD, PTW3_OUT, PTW3_IN_PD, PTW3_IN, | ||
1461 | VIO_HD_SCIF2_RXD, PTW2_OUT, PTW2_IN_PD, PTW2_IN, | ||
1462 | VIO_VD_SCIF1_CTS, PTW1_OUT, PTW1_IN_PD, PTW1_IN, | ||
1463 | VIO_CLK_SCIF1_RTS, PTW0_OUT, PTW0_IN_PD, PTW0_IN } | ||
1464 | }, | ||
1465 | { PINMUX_CFG_REG("PXCR", 0xa4050148, 16, 2) { | ||
1466 | 0, 0, 0, 0, | ||
1467 | CS6A_CE2B, PTX6_OUT, PTX6_IN_PU, PTX6_IN, | ||
1468 | LCDD23, PTX5_OUT, PTX5_IN_PD, PTX5_IN, | ||
1469 | LCDD22, PTX4_OUT, PTX4_IN_PD, PTX4_IN, | ||
1470 | LCDD21, PTX3_OUT, PTX3_IN_PD, PTX3_IN, | ||
1471 | LCDD20, PTX2_OUT, PTX2_IN_PD, PTX2_IN, | ||
1472 | LCDD19_DV_CLKI, PTX1_OUT, PTX1_IN_PD, PTX1_IN, | ||
1473 | LCDD18_DV_CLK, PTX0_OUT, PTX0_IN_PD, PTX0_IN } | ||
1474 | }, | ||
1475 | { PINMUX_CFG_REG("PYCR", 0xa405014a, 16, 2) { | ||
1476 | 0, 0, 0, 0, | ||
1477 | 0, 0, 0, 0, | ||
1478 | KEYOUT5_IN5, PTY5_OUT, PTY5_IN_PU, PTY5_IN, | ||
1479 | KEYOUT4_IN6, PTY4_OUT, PTY4_IN_PU, PTY4_IN, | ||
1480 | KEYOUT3, PTY3_OUT, PTY3_IN_PU, PTY3_IN, | ||
1481 | KEYOUT2, PTY2_OUT, PTY2_IN_PU, PTY2_IN, | ||
1482 | KEYOUT1, PTY1_OUT, 0, 0, | ||
1483 | KEYOUT0, PTY0_OUT, PTY0_IN_PU, PTY0_IN } | ||
1484 | }, | ||
1485 | { PINMUX_CFG_REG("PZCR", 0xa405014c, 16, 2) { | ||
1486 | 0, 0, 0, 0, | ||
1487 | 0, 0, 0, 0, | ||
1488 | KEYIN4_IRQ7, 0, PTZ5_IN_PU, PTZ5_IN, | ||
1489 | KEYIN3, 0, PTZ4_IN_PU, PTZ4_IN, | ||
1490 | KEYIN2, 0, PTZ3_IN_PU, PTZ3_IN, | ||
1491 | KEYIN1, 0, PTZ2_IN_PU, PTZ2_IN, | ||
1492 | KEYIN0_IRQ6, 0, PTZ1_IN_PU, PTZ1_IN, | ||
1493 | 0, 0, 0, 0 } | ||
1494 | }, | ||
1495 | { PINMUX_CFG_REG("PSELA", 0xa405014e, 16, 1) { | ||
1496 | PSA15_KEYIN0, PSA15_IRQ6, | ||
1497 | PSA14_KEYIN4, PSA14_IRQ7, | ||
1498 | 0, 0, | ||
1499 | 0, 0, | ||
1500 | 0, 0, | ||
1501 | 0, 0, | ||
1502 | PSA9_IRQ4, PSA9_BS, | ||
1503 | 0, 0, | ||
1504 | 0, 0, | ||
1505 | 0, 0, | ||
1506 | 0, 0, | ||
1507 | PSA4_IRQ2, PSA4_SDHID2, | ||
1508 | 0, 0, | ||
1509 | 0, 0, | ||
1510 | 0, 0, | ||
1511 | 0, 0 } | ||
1512 | }, | ||
1513 | { PINMUX_CFG_REG("PSELB", 0xa4050150, 16, 1) { | ||
1514 | PSB15_SIOTXD, PSB15_SIUBOSLD, | ||
1515 | PSB14_SIORXD, PSB14_SIUBISLD, | ||
1516 | PSB13_SIOD, PSB13_SIUBILR, | ||
1517 | PSB12_SIOSTRB0, PSB12_SIUBIBT, | ||
1518 | PSB11_SIOSTRB1, PSB11_SIUBOLR, | ||
1519 | PSB10_SIOSCK, PSB10_SIUBOBT, | ||
1520 | PSB9_SIOMCK, PSB9_SIUMCKB, | ||
1521 | PSB8_SIOF0_MCK, PSB8_IRQ3, | ||
1522 | PSB7_SIOF0_TXD, PSB7_IRDA_OUT, | ||
1523 | PSB6_SIOF0_RXD, PSB6_IRDA_IN, | ||
1524 | PSB5_SIOF0_SCK, PSB5_TS_SCK, | ||
1525 | PSB4_SIOF0_SYNC, PSB4_TS_SDEN, | ||
1526 | PSB3_SIOF0_SS1, PSB3_TS_SPSYNC, | ||
1527 | PSB2_SIOF0_SS2, PSB2_SIM_RST, | ||
1528 | PSB1_SIUMCKA, PSB1_SIOF1_MCK, | ||
1529 | PSB0_SIUAOSLD, PSB0_SIOF1_TXD } | ||
1530 | }, | ||
1531 | { PINMUX_CFG_REG("PSELC", 0xa4050152, 16, 1) { | ||
1532 | PSC15_SIUAISLD, PSC15_SIOF1_RXD, | ||
1533 | PSC14_SIUAOBT, PSC14_SIOF1_SCK, | ||
1534 | PSC13_SIUAOLR, PSC13_SIOF1_SYNC, | ||
1535 | PSC12_SIUAIBT, PSC12_SIOF1_SS1, | ||
1536 | PSC11_SIUAILR, PSC11_SIOF1_SS2, | ||
1537 | 0, 0, | ||
1538 | 0, 0, | ||
1539 | 0, 0, | ||
1540 | 0, 0, | ||
1541 | 0, 0, | ||
1542 | 0, 0, | ||
1543 | 0, 0, | ||
1544 | 0, 0, | ||
1545 | 0, 0, | ||
1546 | 0, 0, | ||
1547 | PSC0_NAF, PSC0_VIO } | ||
1548 | }, | ||
1549 | { PINMUX_CFG_REG("PSELD", 0xa4050154, 16, 1) { | ||
1550 | 0, 0, | ||
1551 | 0, 0, | ||
1552 | PSD13_VIO, PSD13_SCIF2, | ||
1553 | PSD12_VIO, PSD12_SCIF1, | ||
1554 | PSD11_VIO, PSD11_SCIF1, | ||
1555 | PSD10_VIO_D0, PSD10_LCDLCLK, | ||
1556 | PSD9_SIOMCK_SIUMCKB, PSD9_SIUFCKB, | ||
1557 | PSD8_SCIF0_SCK, PSD8_TPUTO, | ||
1558 | PSD7_SCIF0_RTS, PSD7_SIUAOSPD, | ||
1559 | PSD6_SCIF0_CTS, PSD6_SIUAISPD, | ||
1560 | PSD5_CS6B_CE1B, PSD5_LCDCS2, | ||
1561 | 0, 0, | ||
1562 | PSD3_LCDVEPWC_LCDVCPWC, PSD3_LCDVEPWC2_LCDVCPWC2, | ||
1563 | PSD2_LCDDON, PSD2_LCDDON2, | ||
1564 | 0, 0, | ||
1565 | PSD0_LCDD19_LCDD0, PSD0_DV } | ||
1566 | }, | ||
1567 | { PINMUX_CFG_REG("PSELE", 0xa4050156, 16, 1) { | ||
1568 | PSE15_SIOF0_MCK_IRQ3, PSE15_SIM_D, | ||
1569 | PSE14_SIOF0_TXD_IRDA_OUT, PSE14_SIM_CLK, | ||
1570 | PSE13_SIOF0_RXD_IRDA_IN, PSE13_TS_SDAT, | ||
1571 | PSE12_LCDVSYN2, PSE12_DACK, | ||
1572 | PSE11_SIUMCKA_SIOF1_MCK, PSE11_SIUFCKA, | ||
1573 | 0, 0, | ||
1574 | 0, 0, | ||
1575 | 0, 0, | ||
1576 | 0, 0, | ||
1577 | 0, 0, | ||
1578 | 0, 0, | ||
1579 | 0, 0, | ||
1580 | PSE3_FLCTL, PSE3_VIO, | ||
1581 | PSE2_NAF2, PSE2_VIO_D10, | ||
1582 | PSE1_NAF1, PSE1_VIO_D9, | ||
1583 | PSE0_NAF0, PSE0_VIO_D8 } | ||
1584 | }, | ||
1585 | { PINMUX_CFG_REG("HIZCRA", 0xa4050158, 16, 1) { | ||
1586 | 0, 0, | ||
1587 | HIZA14_KEYSC, HIZA14_HIZ, | ||
1588 | 0, 0, | ||
1589 | 0, 0, | ||
1590 | 0, 0, | ||
1591 | HIZA10_NAF, HIZA10_HIZ, | ||
1592 | HIZA9_VIO, HIZA9_HIZ, | ||
1593 | HIZA8_LCDC, HIZA8_HIZ, | ||
1594 | HIZA7_LCDC, HIZA7_HIZ, | ||
1595 | HIZA6_LCDC, HIZA6_HIZ, | ||
1596 | 0, 0, | ||
1597 | 0, 0, | ||
1598 | 0, 0, | ||
1599 | 0, 0, | ||
1600 | 0, 0, | ||
1601 | 0, 0 } | ||
1602 | }, | ||
1603 | { PINMUX_CFG_REG("HIZCRB", 0xa405015a, 16, 1) { | ||
1604 | 0, 0, | ||
1605 | 0, 0, | ||
1606 | 0, 0, | ||
1607 | 0, 0, | ||
1608 | 0, 0, | ||
1609 | 0, 0, | ||
1610 | 0, 0, | ||
1611 | 0, 0, | ||
1612 | 0, 0, | ||
1613 | 0, 0, | ||
1614 | 0, 0, | ||
1615 | 0, 0, | ||
1616 | 0, 0, | ||
1617 | 0, 0, | ||
1618 | HIZB1_VIO, HIZB1_HIZ, | ||
1619 | HIZB0_VIO, HIZB0_HIZ } | ||
1620 | }, | ||
1621 | { PINMUX_CFG_REG("HIZCRC", 0xa405015c, 16, 1) { | ||
1622 | HIZC15_IRQ7, HIZC15_HIZ, | ||
1623 | HIZC14_IRQ6, HIZC14_HIZ, | ||
1624 | HIZC13_IRQ5, HIZC13_HIZ, | ||
1625 | HIZC12_IRQ4, HIZC12_HIZ, | ||
1626 | HIZC11_IRQ3, HIZC11_HIZ, | ||
1627 | HIZC10_IRQ2, HIZC10_HIZ, | ||
1628 | HIZC9_IRQ1, HIZC9_HIZ, | ||
1629 | HIZC8_IRQ0, HIZC8_HIZ, | ||
1630 | 0, 0, | ||
1631 | 0, 0, | ||
1632 | 0, 0, | ||
1633 | 0, 0, | ||
1634 | 0, 0, | ||
1635 | 0, 0, | ||
1636 | 0, 0, | ||
1637 | 0, 0 } | ||
1638 | }, | ||
1639 | { PINMUX_CFG_REG("MSELCRB", 0xa4050182, 16, 1) { | ||
1640 | 0, 0, | ||
1641 | 0, 0, | ||
1642 | 0, 0, | ||
1643 | 0, 0, | ||
1644 | 0, 0, | ||
1645 | 0, 0, | ||
1646 | MSELB9_VIO, MSELB9_VIO2, | ||
1647 | MSELB8_RGB, MSELB8_SYS, | ||
1648 | 0, 0, | ||
1649 | 0, 0, | ||
1650 | 0, 0, | ||
1651 | 0, 0, | ||
1652 | 0, 0, | ||
1653 | 0, 0, | ||
1654 | 0, 0, | ||
1655 | 0, 0 } | ||
1656 | }, | ||
1657 | {} | ||
1658 | }; | ||
1659 | |||
1660 | static struct pinmux_data_reg pinmux_data_regs[] = { | ||
1661 | { PINMUX_DATA_REG("PADR", 0xa4050120, 8) { | ||
1662 | PTA7_DATA, PTA6_DATA, PTA5_DATA, PTA4_DATA, | ||
1663 | PTA3_DATA, PTA2_DATA, PTA1_DATA, PTA0_DATA } | ||
1664 | }, | ||
1665 | { PINMUX_DATA_REG("PBDR", 0xa4050122, 8) { | ||
1666 | PTB7_DATA, PTB6_DATA, PTB5_DATA, PTB4_DATA, | ||
1667 | PTB3_DATA, PTB2_DATA, PTB1_DATA, PTB0_DATA } | ||
1668 | }, | ||
1669 | { PINMUX_DATA_REG("PCDR", 0xa4050124, 8) { | ||
1670 | PTC7_DATA, 0, PTC5_DATA, PTC4_DATA, | ||
1671 | PTC3_DATA, PTC2_DATA, 0, PTC0_DATA } | ||
1672 | }, | ||
1673 | { PINMUX_DATA_REG("PDDR", 0xa4050126, 8) { | ||
1674 | PTD7_DATA, PTD6_DATA, PTD5_DATA, PTD4_DATA, | ||
1675 | PTD3_DATA, PTD2_DATA, PTD1_DATA, PTD0_DATA } | ||
1676 | }, | ||
1677 | { PINMUX_DATA_REG("PEDR", 0xa4050128, 8) { | ||
1678 | PTE7_DATA, PTE6_DATA, PTE5_DATA, PTE4_DATA, | ||
1679 | 0, 0, PTE1_DATA, PTE0_DATA } | ||
1680 | }, | ||
1681 | { PINMUX_DATA_REG("PFDR", 0xa405012a, 8) { | ||
1682 | 0, PTF6_DATA, PTF5_DATA, PTF4_DATA, | ||
1683 | PTF3_DATA, PTF2_DATA, PTF1_DATA, PTF0_DATA } | ||
1684 | }, | ||
1685 | { PINMUX_DATA_REG("PGDR", 0xa405012c, 8) { | ||
1686 | 0, 0, 0, PTG4_DATA, | ||
1687 | PTG3_DATA, PTG2_DATA, PTG1_DATA, PTG0_DATA } | ||
1688 | }, | ||
1689 | { PINMUX_DATA_REG("PHDR", 0xa405012e, 8) { | ||
1690 | PTH7_DATA, PTH6_DATA, PTH5_DATA, PTH4_DATA, | ||
1691 | PTH3_DATA, PTH2_DATA, PTH1_DATA, PTH0_DATA } | ||
1692 | }, | ||
1693 | { PINMUX_DATA_REG("PJDR", 0xa4050130, 8) { | ||
1694 | PTJ7_DATA, PTJ6_DATA, PTJ5_DATA, 0, | ||
1695 | 0, 0, PTJ1_DATA, PTJ0_DATA } | ||
1696 | }, | ||
1697 | { PINMUX_DATA_REG("PKDR", 0xa4050132, 8) { | ||
1698 | 0, PTK6_DATA, PTK5_DATA, PTK4_DATA, | ||
1699 | PTK3_DATA, PTK2_DATA, PTK1_DATA, PTK0_DATA } | ||
1700 | }, | ||
1701 | { PINMUX_DATA_REG("PLDR", 0xa4050134, 8) { | ||
1702 | PTL7_DATA, PTL6_DATA, PTL5_DATA, PTL4_DATA, | ||
1703 | PTL3_DATA, PTL2_DATA, PTL1_DATA, PTL0_DATA } | ||
1704 | }, | ||
1705 | { PINMUX_DATA_REG("PMDR", 0xa4050136, 8) { | ||
1706 | PTM7_DATA, PTM6_DATA, PTM5_DATA, PTM4_DATA, | ||
1707 | PTM3_DATA, PTM2_DATA, PTM1_DATA, PTM0_DATA } | ||
1708 | }, | ||
1709 | { PINMUX_DATA_REG("PNDR", 0xa4050138, 8) { | ||
1710 | PTN7_DATA, PTN6_DATA, PTN5_DATA, PTN4_DATA, | ||
1711 | PTN3_DATA, PTN2_DATA, PTN1_DATA, PTN0_DATA } | ||
1712 | }, | ||
1713 | { PINMUX_DATA_REG("PQDR", 0xa405013a, 8) { | ||
1714 | 0, PTQ6_DATA, PTQ5_DATA, PTQ4_DATA, | ||
1715 | PTQ3_DATA, PTQ2_DATA, PTQ1_DATA, PTQ0_DATA } | ||
1716 | }, | ||
1717 | { PINMUX_DATA_REG("PRDR", 0xa405013c, 8) { | ||
1718 | 0, 0, 0, PTR4_DATA, | ||
1719 | PTR3_DATA, PTR2_DATA, PTR1_DATA, PTR0_DATA } | ||
1720 | }, | ||
1721 | { PINMUX_DATA_REG("PSDR", 0xa405013e, 8) { | ||
1722 | 0, 0, 0, PTS4_DATA, | ||
1723 | PTS3_DATA, PTS2_DATA, PTS1_DATA, PTS0_DATA } | ||
1724 | }, | ||
1725 | { PINMUX_DATA_REG("PTDR", 0xa4050160, 8) { | ||
1726 | 0, 0, 0, PTT4_DATA, | ||
1727 | PTT3_DATA, PTT2_DATA, PTT1_DATA, PTT0_DATA } | ||
1728 | }, | ||
1729 | { PINMUX_DATA_REG("PUDR", 0xa4050162, 8) { | ||
1730 | 0, 0, 0, PTU4_DATA, | ||
1731 | PTU3_DATA, PTU2_DATA, PTU1_DATA, PTU0_DATA } | ||
1732 | }, | ||
1733 | { PINMUX_DATA_REG("PVDR", 0xa4050164, 8) { | ||
1734 | 0, 0, 0, PTV4_DATA, | ||
1735 | PTV3_DATA, PTV2_DATA, PTV1_DATA, PTV0_DATA } | ||
1736 | }, | ||
1737 | { PINMUX_DATA_REG("PWDR", 0xa4050166, 8) { | ||
1738 | 0, PTW6_DATA, PTW5_DATA, PTW4_DATA, | ||
1739 | PTW3_DATA, PTW2_DATA, PTW1_DATA, PTW0_DATA } | ||
1740 | }, | ||
1741 | { PINMUX_DATA_REG("PXDR", 0xa4050168, 8) { | ||
1742 | 0, PTX6_DATA, PTX5_DATA, PTX4_DATA, | ||
1743 | PTX3_DATA, PTX2_DATA, PTX1_DATA, PTX0_DATA } | ||
1744 | }, | ||
1745 | { PINMUX_DATA_REG("PYDR", 0xa405016a, 8) { | ||
1746 | 0, PTY6_DATA, PTY5_DATA, PTY4_DATA, | ||
1747 | PTY3_DATA, PTY2_DATA, PTY1_DATA, PTY0_DATA } | ||
1748 | }, | ||
1749 | { PINMUX_DATA_REG("PZDR", 0xa405016c, 8) { | ||
1750 | 0, 0, PTZ5_DATA, PTZ4_DATA, | ||
1751 | PTZ3_DATA, PTZ2_DATA, PTZ1_DATA, PTZ0_DATA } | ||
1752 | }, | ||
1753 | { }, | ||
1754 | }; | ||
1755 | |||
1756 | static struct pinmux_info sh7722_pinmux_info = { | ||
1757 | .name = "sh7722_pfc", | ||
1758 | .reserved_id = PINMUX_RESERVED, | ||
1759 | .data = { PINMUX_DATA_BEGIN, PINMUX_DATA_END }, | ||
1760 | .input = { PINMUX_INPUT_BEGIN, PINMUX_INPUT_END }, | ||
1761 | .input_pd = { PINMUX_INPUT_PULLDOWN_BEGIN, PINMUX_INPUT_PULLDOWN_END }, | ||
1762 | .input_pu = { PINMUX_INPUT_PULLUP_BEGIN, PINMUX_INPUT_PULLUP_END }, | ||
1763 | .output = { PINMUX_OUTPUT_BEGIN, PINMUX_OUTPUT_END }, | ||
1764 | .mark = { PINMUX_MARK_BEGIN, PINMUX_MARK_END }, | ||
1765 | .function = { PINMUX_FUNCTION_BEGIN, PINMUX_FUNCTION_END }, | ||
1766 | |||
1767 | .first_gpio = GPIO_PTA7, | ||
1768 | .last_gpio = GPIO_FN_KEYOUT5_IN5, | ||
1769 | |||
1770 | .gpios = pinmux_gpios, | ||
1771 | .cfg_regs = pinmux_config_regs, | ||
1772 | .data_regs = pinmux_data_regs, | ||
1773 | |||
1774 | .gpio_data = pinmux_data, | ||
1775 | .gpio_data_size = ARRAY_SIZE(pinmux_data), | ||
1776 | }; | ||
1777 | |||
1778 | static int __init plat_pinmux_setup(void) | ||
1779 | { | ||
1780 | return register_pinmux(&sh7722_pinmux_info); | ||
1781 | } | ||
1782 | |||
1783 | arch_initcall(plat_pinmux_setup); | ||
diff --git a/arch/sh/kernel/cpu/sh4a/pinmux-sh7723.c b/arch/sh/kernel/cpu/sh4a/pinmux-sh7723.c new file mode 100644 index 000000000000..88bf5ecda849 --- /dev/null +++ b/arch/sh/kernel/cpu/sh4a/pinmux-sh7723.c | |||
@@ -0,0 +1,1909 @@ | |||
1 | /* | ||
2 | * SH7723 Pinmux | ||
3 | * | ||
4 | * Copyright (C) 2008 Magnus Damm | ||
5 | * | ||
6 | * This file is subject to the terms and conditions of the GNU General Public | ||
7 | * License. See the file "COPYING" in the main directory of this archive | ||
8 | * for more details. | ||
9 | */ | ||
10 | |||
11 | #include <linux/init.h> | ||
12 | #include <linux/kernel.h> | ||
13 | #include <linux/gpio.h> | ||
14 | #include <cpu/sh7723.h> | ||
15 | |||
16 | enum { | ||
17 | PINMUX_RESERVED = 0, | ||
18 | |||
19 | PINMUX_DATA_BEGIN, | ||
20 | PTA7_DATA, PTA6_DATA, PTA5_DATA, PTA4_DATA, | ||
21 | PTA3_DATA, PTA2_DATA, PTA1_DATA, PTA0_DATA, | ||
22 | PTB7_DATA, PTB6_DATA, PTB5_DATA, PTB4_DATA, | ||
23 | PTB3_DATA, PTB2_DATA, PTB1_DATA, PTB0_DATA, | ||
24 | PTC7_DATA, PTC6_DATA, PTC5_DATA, PTC4_DATA, | ||
25 | PTC3_DATA, PTC2_DATA, PTC1_DATA, PTC0_DATA, | ||
26 | PTD7_DATA, PTD6_DATA, PTD5_DATA, PTD4_DATA, | ||
27 | PTD3_DATA, PTD2_DATA, PTD1_DATA, PTD0_DATA, | ||
28 | PTE5_DATA, PTE4_DATA, PTE3_DATA, PTE2_DATA, PTE1_DATA, PTE0_DATA, | ||
29 | PTF7_DATA, PTF6_DATA, PTF5_DATA, PTF4_DATA, | ||
30 | PTF3_DATA, PTF2_DATA, PTF1_DATA, PTF0_DATA, | ||
31 | PTG5_DATA, PTG4_DATA, PTG3_DATA, PTG2_DATA, PTG1_DATA, PTG0_DATA, | ||
32 | PTH7_DATA, PTH6_DATA, PTH5_DATA, PTH4_DATA, | ||
33 | PTH3_DATA, PTH2_DATA, PTH1_DATA, PTH0_DATA, | ||
34 | PTJ7_DATA, PTJ5_DATA, PTJ3_DATA, PTJ2_DATA, PTJ1_DATA, PTJ0_DATA, | ||
35 | PTK7_DATA, PTK6_DATA, PTK5_DATA, PTK4_DATA, | ||
36 | PTK3_DATA, PTK2_DATA, PTK1_DATA, PTK0_DATA, | ||
37 | PTL7_DATA, PTL6_DATA, PTL5_DATA, PTL4_DATA, | ||
38 | PTL3_DATA, PTL2_DATA, PTL1_DATA, PTL0_DATA, | ||
39 | PTM7_DATA, PTM6_DATA, PTM5_DATA, PTM4_DATA, | ||
40 | PTM3_DATA, PTM2_DATA, PTM1_DATA, PTM0_DATA, | ||
41 | PTN7_DATA, PTN6_DATA, PTN5_DATA, PTN4_DATA, | ||
42 | PTN3_DATA, PTN2_DATA, PTN1_DATA, PTN0_DATA, | ||
43 | PTQ3_DATA, PTQ2_DATA, PTQ1_DATA, PTQ0_DATA, | ||
44 | PTR7_DATA, PTR6_DATA, PTR5_DATA, PTR4_DATA, | ||
45 | PTR3_DATA, PTR2_DATA, PTR1_DATA, PTR0_DATA, | ||
46 | PTS7_DATA, PTS6_DATA, PTS5_DATA, PTS4_DATA, | ||
47 | PTS3_DATA, PTS2_DATA, PTS1_DATA, PTS0_DATA, | ||
48 | PTT5_DATA, PTT4_DATA, PTT3_DATA, PTT2_DATA, PTT1_DATA, PTT0_DATA, | ||
49 | PTU5_DATA, PTU4_DATA, PTU3_DATA, PTU2_DATA, PTU1_DATA, PTU0_DATA, | ||
50 | PTV7_DATA, PTV6_DATA, PTV5_DATA, PTV4_DATA, | ||
51 | PTV3_DATA, PTV2_DATA, PTV1_DATA, PTV0_DATA, | ||
52 | PTW7_DATA, PTW6_DATA, PTW5_DATA, PTW4_DATA, | ||
53 | PTW3_DATA, PTW2_DATA, PTW1_DATA, PTW0_DATA, | ||
54 | PTX7_DATA, PTX6_DATA, PTX5_DATA, PTX4_DATA, | ||
55 | PTX3_DATA, PTX2_DATA, PTX1_DATA, PTX0_DATA, | ||
56 | PTY7_DATA, PTY6_DATA, PTY5_DATA, PTY4_DATA, | ||
57 | PTY3_DATA, PTY2_DATA, PTY1_DATA, PTY0_DATA, | ||
58 | PTZ7_DATA, PTZ6_DATA, PTZ5_DATA, PTZ4_DATA, | ||
59 | PTZ3_DATA, PTZ2_DATA, PTZ1_DATA, PTZ0_DATA, | ||
60 | PINMUX_DATA_END, | ||
61 | |||
62 | PINMUX_INPUT_BEGIN, | ||
63 | PTA7_IN, PTA6_IN, PTA5_IN, PTA4_IN, | ||
64 | PTA3_IN, PTA2_IN, PTA1_IN, PTA0_IN, | ||
65 | PTB7_IN, PTB6_IN, PTB5_IN, PTB4_IN, | ||
66 | PTB3_IN, PTB2_IN, PTB1_IN, PTB0_IN, | ||
67 | PTC7_IN, PTC6_IN, PTC5_IN, PTC4_IN, | ||
68 | PTC3_IN, PTC2_IN, PTC1_IN, PTC0_IN, | ||
69 | PTD7_IN, PTD6_IN, PTD5_IN, PTD4_IN, | ||
70 | PTD3_IN, PTD2_IN, PTD1_IN, PTD0_IN, | ||
71 | PTE5_IN, PTE4_IN, PTE3_IN, PTE2_IN, PTE1_IN, PTE0_IN, | ||
72 | PTF7_IN, PTF6_IN, PTF5_IN, PTF4_IN, | ||
73 | PTF3_IN, PTF2_IN, PTF1_IN, PTF0_IN, | ||
74 | PTH7_IN, PTH6_IN, PTH5_IN, PTH4_IN, | ||
75 | PTH3_IN, PTH2_IN, PTH1_IN, PTH0_IN, | ||
76 | PTJ3_IN, PTJ2_IN, PTJ1_IN, PTJ0_IN, | ||
77 | PTK7_IN, PTK6_IN, PTK5_IN, PTK4_IN, | ||
78 | PTK3_IN, PTK2_IN, PTK1_IN, PTK0_IN, | ||
79 | PTL7_IN, PTL6_IN, PTL5_IN, PTL4_IN, | ||
80 | PTL3_IN, PTL2_IN, PTL1_IN, PTL0_IN, | ||
81 | PTM7_IN, PTM6_IN, PTM5_IN, PTM4_IN, | ||
82 | PTM3_IN, PTM2_IN, PTM1_IN, PTM0_IN, | ||
83 | PTN7_IN, PTN6_IN, PTN5_IN, PTN4_IN, | ||
84 | PTN3_IN, PTN2_IN, PTN1_IN, PTN0_IN, | ||
85 | PTQ3_IN, PTQ2_IN, PTQ1_IN, PTQ0_IN, | ||
86 | PTR7_IN, PTR6_IN, PTR5_IN, PTR4_IN, | ||
87 | PTR3_IN, PTR2_IN, PTR1_IN, PTR0_IN, | ||
88 | PTS7_IN, PTS6_IN, PTS5_IN, PTS4_IN, | ||
89 | PTS3_IN, PTS2_IN, PTS1_IN, PTS0_IN, | ||
90 | PTT5_IN, PTT4_IN, PTT3_IN, PTT2_IN, PTT1_IN, PTT0_IN, | ||
91 | PTU5_IN, PTU4_IN, PTU3_IN, PTU2_IN, PTU1_IN, PTU0_IN, | ||
92 | PTV7_IN, PTV6_IN, PTV5_IN, PTV4_IN, | ||
93 | PTV3_IN, PTV2_IN, PTV1_IN, PTV0_IN, | ||
94 | PTW7_IN, PTW6_IN, PTW5_IN, PTW4_IN, | ||
95 | PTW3_IN, PTW2_IN, PTW1_IN, PTW0_IN, | ||
96 | PTX7_IN, PTX6_IN, PTX5_IN, PTX4_IN, | ||
97 | PTX3_IN, PTX2_IN, PTX1_IN, PTX0_IN, | ||
98 | PTY7_IN, PTY6_IN, PTY5_IN, PTY4_IN, | ||
99 | PTY3_IN, PTY2_IN, PTY1_IN, PTY0_IN, | ||
100 | PTZ7_IN, PTZ6_IN, PTZ5_IN, PTZ4_IN, | ||
101 | PTZ3_IN, PTZ2_IN, PTZ1_IN, PTZ0_IN, | ||
102 | PINMUX_INPUT_END, | ||
103 | |||
104 | PINMUX_INPUT_PULLUP_BEGIN, | ||
105 | PTA4_IN_PU, PTA3_IN_PU, PTA2_IN_PU, PTA1_IN_PU, PTA0_IN_PU, | ||
106 | PTB2_IN_PU, PTB1_IN_PU, | ||
107 | PTR2_IN_PU, | ||
108 | PINMUX_INPUT_PULLUP_END, | ||
109 | |||
110 | PINMUX_OUTPUT_BEGIN, | ||
111 | PTA7_OUT, PTA6_OUT, PTA5_OUT, PTA4_OUT, | ||
112 | PTA3_OUT, PTA2_OUT, PTA1_OUT, PTA0_OUT, | ||
113 | PTB7_OUT, PTB6_OUT, PTB5_OUT, PTB4_OUT, | ||
114 | PTB3_OUT, PTB2_OUT, PTB1_OUT, PTB0_OUT, | ||
115 | PTC7_OUT, PTC6_OUT, PTC5_OUT, PTC4_OUT, | ||
116 | PTC3_OUT, PTC2_OUT, PTC1_OUT, PTC0_OUT, | ||
117 | PTD7_OUT, PTD6_OUT, PTD5_OUT, PTD4_OUT, | ||
118 | PTD3_OUT, PTD2_OUT, PTD1_OUT, PTD0_OUT, | ||
119 | PTE5_OUT, PTE4_OUT, PTE3_OUT, PTE2_OUT, PTE1_OUT, PTE0_OUT, | ||
120 | PTF7_OUT, PTF6_OUT, PTF5_OUT, PTF4_OUT, | ||
121 | PTF3_OUT, PTF2_OUT, PTF1_OUT, PTF0_OUT, | ||
122 | PTG5_OUT, PTG4_OUT, PTG3_OUT, PTG2_OUT, PTG1_OUT, PTG0_OUT, | ||
123 | PTH7_OUT, PTH6_OUT, PTH5_OUT, PTH4_OUT, | ||
124 | PTH3_OUT, PTH2_OUT, PTH1_OUT, PTH0_OUT, | ||
125 | PTJ7_OUT, PTJ5_OUT, PTJ3_OUT, PTJ2_OUT, PTJ1_OUT, PTJ0_OUT, | ||
126 | PTK7_OUT, PTK6_OUT, PTK5_OUT, PTK4_OUT, | ||
127 | PTK3_OUT, PTK2_OUT, PTK1_OUT, PTK0_OUT, | ||
128 | PTL7_OUT, PTL6_OUT, PTL5_OUT, PTL4_OUT, | ||
129 | PTL3_OUT, PTL2_OUT, PTL1_OUT, PTL0_OUT, | ||
130 | PTM7_OUT, PTM6_OUT, PTM5_OUT, PTM4_OUT, | ||
131 | PTM3_OUT, PTM2_OUT, PTM1_OUT, PTM0_OUT, | ||
132 | PTN7_OUT, PTN6_OUT, PTN5_OUT, PTN4_OUT, | ||
133 | PTN3_OUT, PTN2_OUT, PTN1_OUT, PTN0_OUT, | ||
134 | PTR7_OUT, PTR6_OUT, PTR5_OUT, PTR4_OUT, | ||
135 | PTR1_OUT, PTR0_OUT, | ||
136 | PTS7_OUT, PTS6_OUT, PTS5_OUT, PTS4_OUT, | ||
137 | PTS3_OUT, PTS2_OUT, PTS1_OUT, PTS0_OUT, | ||
138 | PTT5_OUT, PTT4_OUT, PTT3_OUT, PTT2_OUT, PTT1_OUT, PTT0_OUT, | ||
139 | PTU5_OUT, PTU4_OUT, PTU3_OUT, PTU2_OUT, PTU1_OUT, PTU0_OUT, | ||
140 | PTV7_OUT, PTV6_OUT, PTV5_OUT, PTV4_OUT, | ||
141 | PTV3_OUT, PTV2_OUT, PTV1_OUT, PTV0_OUT, | ||
142 | PTW7_OUT, PTW6_OUT, PTW5_OUT, PTW4_OUT, | ||
143 | PTW3_OUT, PTW2_OUT, PTW1_OUT, PTW0_OUT, | ||
144 | PTX7_OUT, PTX6_OUT, PTX5_OUT, PTX4_OUT, | ||
145 | PTX3_OUT, PTX2_OUT, PTX1_OUT, PTX0_OUT, | ||
146 | PTY7_OUT, PTY6_OUT, PTY5_OUT, PTY4_OUT, | ||
147 | PTY3_OUT, PTY2_OUT, PTY1_OUT, PTY0_OUT, | ||
148 | PTZ7_OUT, PTZ6_OUT, PTZ5_OUT, PTZ4_OUT, | ||
149 | PTZ3_OUT, PTZ2_OUT, PTZ1_OUT, PTZ0_OUT, | ||
150 | PINMUX_OUTPUT_END, | ||
151 | |||
152 | PINMUX_FUNCTION_BEGIN, | ||
153 | PTA7_FN, PTA6_FN, PTA5_FN, PTA4_FN, | ||
154 | PTA3_FN, PTA2_FN, PTA1_FN, PTA0_FN, | ||
155 | PTB7_FN, PTB6_FN, PTB5_FN, PTB4_FN, | ||
156 | PTB3_FN, PTB2_FN, PTB1_FN, PTB0_FN, | ||
157 | PTC7_FN, PTC6_FN, PTC5_FN, PTC4_FN, | ||
158 | PTC3_FN, PTC2_FN, PTC1_FN, PTC0_FN, | ||
159 | PTD7_FN, PTD6_FN, PTD5_FN, PTD4_FN, | ||
160 | PTD3_FN, PTD2_FN, PTD1_FN, PTD0_FN, | ||
161 | PTE5_FN, PTE4_FN, PTE3_FN, PTE2_FN, PTE1_FN, PTE0_FN, | ||
162 | PTF7_FN, PTF6_FN, PTF5_FN, PTF4_FN, | ||
163 | PTF3_FN, PTF2_FN, PTF1_FN, PTF0_FN, | ||
164 | PTG5_FN, PTG4_FN, PTG3_FN, PTG2_FN, PTG1_FN, PTG0_FN, | ||
165 | PTH7_FN, PTH6_FN, PTH5_FN, PTH4_FN, | ||
166 | PTH3_FN, PTH2_FN, PTH1_FN, PTH0_FN, | ||
167 | PTJ7_FN, PTJ5_FN, PTJ3_FN, PTJ2_FN, PTJ1_FN, PTJ0_FN, | ||
168 | PTK7_FN, PTK6_FN, PTK5_FN, PTK4_FN, | ||
169 | PTK3_FN, PTK2_FN, PTK1_FN, PTK0_FN, | ||
170 | PTL7_FN, PTL6_FN, PTL5_FN, PTL4_FN, | ||
171 | PTL3_FN, PTL2_FN, PTL1_FN, PTL0_FN, | ||
172 | PTM7_FN, PTM6_FN, PTM5_FN, PTM4_FN, | ||
173 | PTM3_FN, PTM2_FN, PTM1_FN, PTM0_FN, | ||
174 | PTN7_FN, PTN6_FN, PTN5_FN, PTN4_FN, | ||
175 | PTN3_FN, PTN2_FN, PTN1_FN, PTN0_FN, | ||
176 | PTQ3_FN, PTQ2_FN, PTQ1_FN, PTQ0_FN, | ||
177 | PTR7_FN, PTR6_FN, PTR5_FN, PTR4_FN, | ||
178 | PTR3_FN, PTR2_FN, PTR1_FN, PTR0_FN, | ||
179 | PTS7_FN, PTS6_FN, PTS5_FN, PTS4_FN, | ||
180 | PTS3_FN, PTS2_FN, PTS1_FN, PTS0_FN, | ||
181 | PTT5_FN, PTT4_FN, PTT3_FN, PTT2_FN, PTT1_FN, PTT0_FN, | ||
182 | PTU5_FN, PTU4_FN, PTU3_FN, PTU2_FN, PTU1_FN, PTU0_FN, | ||
183 | PTV7_FN, PTV6_FN, PTV5_FN, PTV4_FN, | ||
184 | PTV3_FN, PTV2_FN, PTV1_FN, PTV0_FN, | ||
185 | PTW7_FN, PTW6_FN, PTW5_FN, PTW4_FN, | ||
186 | PTW3_FN, PTW2_FN, PTW1_FN, PTW0_FN, | ||
187 | PTX7_FN, PTX6_FN, PTX5_FN, PTX4_FN, | ||
188 | PTX3_FN, PTX2_FN, PTX1_FN, PTX0_FN, | ||
189 | PTY7_FN, PTY6_FN, PTY5_FN, PTY4_FN, | ||
190 | PTY3_FN, PTY2_FN, PTY1_FN, PTY0_FN, | ||
191 | PTZ7_FN, PTZ6_FN, PTZ5_FN, PTZ4_FN, | ||
192 | PTZ3_FN, PTZ2_FN, PTZ1_FN, PTZ0_FN, | ||
193 | |||
194 | |||
195 | PSA15_PSA14_FN1, PSA15_PSA14_FN2, | ||
196 | PSA13_PSA12_FN1, PSA13_PSA12_FN2, | ||
197 | PSA11_PSA10_FN1, PSA11_PSA10_FN2, | ||
198 | PSA5_PSA4_FN1, PSA5_PSA4_FN2, PSA5_PSA4_FN3, | ||
199 | PSA3_PSA2_FN1, PSA3_PSA2_FN2, | ||
200 | PSB15_PSB14_FN1, PSB15_PSB14_FN2, | ||
201 | PSB13_PSB12_LCDC_RGB, PSB13_PSB12_LCDC_SYS, | ||
202 | PSB9_PSB8_FN1, PSB9_PSB8_FN2, PSB9_PSB8_FN3, | ||
203 | PSB7_PSB6_FN1, PSB7_PSB6_FN2, | ||
204 | PSB5_PSB4_FN1, PSB5_PSB4_FN2, | ||
205 | PSB3_PSB2_FN1, PSB3_PSB2_FN2, | ||
206 | PSC15_PSC14_FN1, PSC15_PSC14_FN2, | ||
207 | PSC13_PSC12_FN1, PSC13_PSC12_FN2, | ||
208 | PSC11_PSC10_FN1, PSC11_PSC10_FN2, PSC11_PSC10_FN3, | ||
209 | PSC9_PSC8_FN1, PSC9_PSC8_FN2, | ||
210 | PSC7_PSC6_FN1, PSC7_PSC6_FN2, PSC7_PSC6_FN3, | ||
211 | PSD15_PSD14_FN1, PSD15_PSD14_FN2, | ||
212 | PSD13_PSD12_FN1, PSD13_PSD12_FN2, | ||
213 | PSD11_PSD10_FN1, PSD11_PSD10_FN2, PSD11_PSD10_FN3, | ||
214 | PSD9_PSD8_FN1, PSD9_PSD8_FN2, | ||
215 | PSD7_PSD6_FN1, PSD7_PSD6_FN2, | ||
216 | PSD5_PSD4_FN1, PSD5_PSD4_FN2, | ||
217 | PSD3_PSD2_FN1, PSD3_PSD2_FN2, | ||
218 | PSD1_PSD0_FN1, PSD1_PSD0_FN2, | ||
219 | PINMUX_FUNCTION_END, | ||
220 | |||
221 | PINMUX_MARK_BEGIN, | ||
222 | SCIF0_PTT_TXD_MARK, SCIF0_PTT_RXD_MARK, | ||
223 | SCIF0_PTT_SCK_MARK, SCIF0_PTU_TXD_MARK, | ||
224 | SCIF0_PTU_RXD_MARK, SCIF0_PTU_SCK_MARK, | ||
225 | |||
226 | SCIF1_PTS_TXD_MARK, SCIF1_PTS_RXD_MARK, | ||
227 | SCIF1_PTS_SCK_MARK, SCIF1_PTV_TXD_MARK, | ||
228 | SCIF1_PTV_RXD_MARK, SCIF1_PTV_SCK_MARK, | ||
229 | |||
230 | SCIF2_PTT_TXD_MARK, SCIF2_PTT_RXD_MARK, | ||
231 | SCIF2_PTT_SCK_MARK, SCIF2_PTU_TXD_MARK, | ||
232 | SCIF2_PTU_RXD_MARK, SCIF2_PTU_SCK_MARK, | ||
233 | |||
234 | SCIF3_PTS_TXD_MARK, SCIF3_PTS_RXD_MARK, | ||
235 | SCIF3_PTS_SCK_MARK, SCIF3_PTS_RTS_MARK, | ||
236 | SCIF3_PTS_CTS_MARK, SCIF3_PTV_TXD_MARK, | ||
237 | SCIF3_PTV_RXD_MARK, SCIF3_PTV_SCK_MARK, | ||
238 | SCIF3_PTV_RTS_MARK, SCIF3_PTV_CTS_MARK, | ||
239 | |||
240 | SCIF4_PTE_TXD_MARK, SCIF4_PTE_RXD_MARK, | ||
241 | SCIF4_PTE_SCK_MARK, SCIF4_PTN_TXD_MARK, | ||
242 | SCIF4_PTN_RXD_MARK, SCIF4_PTN_SCK_MARK, | ||
243 | |||
244 | SCIF5_PTE_TXD_MARK, SCIF5_PTE_RXD_MARK, | ||
245 | SCIF5_PTE_SCK_MARK, SCIF5_PTN_TXD_MARK, | ||
246 | SCIF5_PTN_RXD_MARK, SCIF5_PTN_SCK_MARK, | ||
247 | |||
248 | VIO_D15_MARK, VIO_D14_MARK, VIO_D13_MARK, VIO_D12_MARK, | ||
249 | VIO_D11_MARK, VIO_D10_MARK, VIO_D9_MARK, VIO_D8_MARK, | ||
250 | VIO_D7_MARK, VIO_D6_MARK, VIO_D5_MARK, VIO_D4_MARK, | ||
251 | VIO_D3_MARK, VIO_D2_MARK, VIO_D1_MARK, VIO_D0_MARK, | ||
252 | VIO_FLD_MARK, VIO_CKO_MARK, | ||
253 | VIO_VD1_MARK, VIO_HD1_MARK, VIO_CLK1_MARK, | ||
254 | VIO_HD2_MARK, VIO_VD2_MARK, VIO_CLK2_MARK, | ||
255 | |||
256 | LCDD23_MARK, LCDD22_MARK, LCDD21_MARK, LCDD20_MARK, | ||
257 | LCDD19_MARK, LCDD18_MARK, LCDD17_MARK, LCDD16_MARK, | ||
258 | LCDD15_MARK, LCDD14_MARK, LCDD13_MARK, LCDD12_MARK, | ||
259 | LCDD11_MARK, LCDD10_MARK, LCDD9_MARK, LCDD8_MARK, | ||
260 | LCDD7_MARK, LCDD6_MARK, LCDD5_MARK, LCDD4_MARK, | ||
261 | LCDD3_MARK, LCDD2_MARK, LCDD1_MARK, LCDD0_MARK, | ||
262 | LCDDON_MARK, LCDVCPWC_MARK, LCDVEPWC_MARK, | ||
263 | LCDVSYN_MARK, LCDDCK_MARK, LCDHSYN_MARK, LCDDISP_MARK, | ||
264 | LCDRS_MARK, LCDCS_MARK, LCDWR_MARK, LCDRD_MARK, | ||
265 | LCDLCLK_PTR_MARK, LCDLCLK_PTW_MARK, | ||
266 | |||
267 | IRQ0_MARK, IRQ1_MARK, IRQ2_MARK, IRQ3_MARK, | ||
268 | IRQ4_MARK, IRQ5_MARK, IRQ6_MARK, IRQ7_MARK, | ||
269 | |||
270 | AUDATA3_MARK, AUDATA2_MARK, AUDATA1_MARK, AUDATA0_MARK, | ||
271 | AUDCK_MARK, AUDSYNC_MARK, | ||
272 | |||
273 | SDHI0CD_PTD_MARK, SDHI0WP_PTD_MARK, | ||
274 | SDHI0D3_PTD_MARK, SDHI0D2_PTD_MARK, | ||
275 | SDHI0D1_PTD_MARK, SDHI0D0_PTD_MARK, | ||
276 | SDHI0CMD_PTD_MARK, SDHI0CLK_PTD_MARK, | ||
277 | |||
278 | SDHI0CD_PTS_MARK, SDHI0WP_PTS_MARK, | ||
279 | SDHI0D3_PTS_MARK, SDHI0D2_PTS_MARK, | ||
280 | SDHI0D1_PTS_MARK, SDHI0D0_PTS_MARK, | ||
281 | SDHI0CMD_PTS_MARK, SDHI0CLK_PTS_MARK, | ||
282 | |||
283 | SDHI1CD_MARK, SDHI1WP_MARK, SDHI1D3_MARK, SDHI1D2_MARK, | ||
284 | SDHI1D1_MARK, SDHI1D0_MARK, SDHI1CMD_MARK, SDHI1CLK_MARK, | ||
285 | |||
286 | SIUAFCK_MARK, SIUAILR_MARK, SIUAIBT_MARK, SIUAISLD_MARK, | ||
287 | SIUAOLR_MARK, SIUAOBT_MARK, SIUAOSLD_MARK, SIUAMCK_MARK, | ||
288 | SIUAISPD_MARK, SIUAOSPD_MARK, | ||
289 | |||
290 | SIUBFCK_MARK, SIUBILR_MARK, SIUBIBT_MARK, SIUBISLD_MARK, | ||
291 | SIUBOLR_MARK, SIUBOBT_MARK, SIUBOSLD_MARK, SIUBMCK_MARK, | ||
292 | |||
293 | IRDA_IN_MARK, IRDA_OUT_MARK, | ||
294 | |||
295 | DV_CLKI_MARK, DV_CLK_MARK, DV_HSYNC_MARK, DV_VSYNC_MARK, | ||
296 | DV_D15_MARK, DV_D14_MARK, DV_D13_MARK, DV_D12_MARK, | ||
297 | DV_D11_MARK, DV_D10_MARK, DV_D9_MARK, DV_D8_MARK, | ||
298 | DV_D7_MARK, DV_D6_MARK, DV_D5_MARK, DV_D4_MARK, | ||
299 | DV_D3_MARK, DV_D2_MARK, DV_D1_MARK, DV_D0_MARK, | ||
300 | |||
301 | KEYIN0_MARK, KEYIN1_MARK, KEYIN2_MARK, KEYIN3_MARK, KEYIN4_MARK, | ||
302 | KEYOUT0_MARK, KEYOUT1_MARK, KEYOUT2_MARK, KEYOUT3_MARK, | ||
303 | KEYOUT4_IN6_MARK, KEYOUT5_IN5_MARK, | ||
304 | |||
305 | MSIOF0_PTF_TXD_MARK, MSIOF0_PTF_RXD_MARK, MSIOF0_PTF_MCK_MARK, | ||
306 | MSIOF0_PTF_TSYNC_MARK, MSIOF0_PTF_TSCK_MARK, MSIOF0_PTF_RSYNC_MARK, | ||
307 | MSIOF0_PTF_RSCK_MARK, MSIOF0_PTF_SS1_MARK, MSIOF0_PTF_SS2_MARK, | ||
308 | |||
309 | MSIOF0_PTT_TXD_MARK, MSIOF0_PTT_RXD_MARK, MSIOF0_PTX_MCK_MARK, | ||
310 | MSIOF0_PTT_TSYNC_MARK, MSIOF0_PTT_TSCK_MARK, MSIOF0_PTT_RSYNC_MARK, | ||
311 | MSIOF0_PTT_RSCK_MARK, MSIOF0_PTT_SS1_MARK, MSIOF0_PTT_SS2_MARK, | ||
312 | |||
313 | MSIOF1_TXD_MARK, MSIOF1_RXD_MARK, MSIOF1_MCK_MARK, | ||
314 | MSIOF1_TSYNC_MARK, MSIOF1_TSCK_MARK, MSIOF1_RSYNC_MARK, | ||
315 | MSIOF1_RSCK_MARK, MSIOF1_SS1_MARK, MSIOF1_SS2_MARK, | ||
316 | |||
317 | TS0_SDAT_MARK, TS0_SCK_MARK, TS0_SDEN_MARK, TS0_SPSYNC_MARK, | ||
318 | |||
319 | FCE_MARK, NAF7_MARK, NAF6_MARK, NAF5_MARK, NAF4_MARK, | ||
320 | NAF3_MARK, NAF2_MARK, NAF1_MARK, NAF0_MARK, FCDE_MARK, | ||
321 | FOE_MARK, FSC_MARK, FWE_MARK, FRB_MARK, | ||
322 | |||
323 | DACK1_MARK, DREQ1_MARK, DACK0_MARK, DREQ0_MARK, | ||
324 | |||
325 | AN3_MARK, AN2_MARK, AN1_MARK, AN0_MARK, ADTRG_MARK, | ||
326 | |||
327 | STATUS0_MARK, PDSTATUS_MARK, | ||
328 | |||
329 | TPUTO3_MARK, TPUTO2_MARK, TPUTO1_MARK, TPUTO0_MARK, | ||
330 | |||
331 | D31_MARK, D30_MARK, D29_MARK, D28_MARK, | ||
332 | D27_MARK, D26_MARK, D25_MARK, D24_MARK, | ||
333 | D23_MARK, D22_MARK, D21_MARK, D20_MARK, | ||
334 | D19_MARK, D18_MARK, D17_MARK, D16_MARK, | ||
335 | IOIS16_MARK, WAIT_MARK, BS_MARK, | ||
336 | A25_MARK, A24_MARK, A23_MARK, A22_MARK, | ||
337 | CS6B_CE1B_MARK, CS6A_CE2B_MARK, | ||
338 | CS5B_CE1A_MARK, CS5A_CE2A_MARK, | ||
339 | WE3_ICIOWR_MARK, WE2_ICIORD_MARK, | ||
340 | |||
341 | IDED15_MARK, IDED14_MARK, IDED13_MARK, IDED12_MARK, | ||
342 | IDED11_MARK, IDED10_MARK, IDED9_MARK, IDED8_MARK, | ||
343 | IDED7_MARK, IDED6_MARK, IDED5_MARK, IDED4_MARK, | ||
344 | IDED3_MARK, IDED2_MARK, IDED1_MARK, IDED0_MARK, | ||
345 | DIRECTION_MARK, EXBUF_ENB_MARK, IDERST_MARK, IODACK_MARK, | ||
346 | IODREQ_MARK, IDEIORDY_MARK, IDEINT_MARK, IDEIOWR_MARK, | ||
347 | IDEIORD_MARK, IDECS1_MARK, IDECS0_MARK, IDEA2_MARK, | ||
348 | IDEA1_MARK, IDEA0_MARK, | ||
349 | PINMUX_MARK_END, | ||
350 | }; | ||
351 | |||
352 | static pinmux_enum_t pinmux_data[] = { | ||
353 | /* PTA GPIO */ | ||
354 | PINMUX_DATA(PTA7_DATA, PTA7_IN, PTA7_OUT), | ||
355 | PINMUX_DATA(PTA6_DATA, PTA6_IN, PTA6_OUT), | ||
356 | PINMUX_DATA(PTA5_DATA, PTA5_IN, PTA5_OUT), | ||
357 | PINMUX_DATA(PTA4_DATA, PTA4_IN, PTA4_OUT, PTA4_IN_PU), | ||
358 | PINMUX_DATA(PTA3_DATA, PTA3_IN, PTA3_OUT, PTA3_IN_PU), | ||
359 | PINMUX_DATA(PTA2_DATA, PTA2_IN, PTA2_OUT, PTA2_IN_PU), | ||
360 | PINMUX_DATA(PTA1_DATA, PTA1_IN, PTA1_OUT, PTA1_IN_PU), | ||
361 | PINMUX_DATA(PTA0_DATA, PTA0_IN, PTA0_OUT, PTA0_IN_PU), | ||
362 | |||
363 | /* PTB GPIO */ | ||
364 | PINMUX_DATA(PTB7_DATA, PTB7_IN, PTB7_OUT), | ||
365 | PINMUX_DATA(PTB6_DATA, PTB6_IN, PTB6_OUT), | ||
366 | PINMUX_DATA(PTB5_DATA, PTB5_IN, PTB5_OUT), | ||
367 | PINMUX_DATA(PTB4_DATA, PTB4_IN, PTB4_OUT), | ||
368 | PINMUX_DATA(PTB3_DATA, PTB3_IN, PTB3_OUT), | ||
369 | PINMUX_DATA(PTB2_DATA, PTB2_IN, PTB2_OUT, PTB2_IN_PU), | ||
370 | PINMUX_DATA(PTB1_DATA, PTB1_IN, PTB1_OUT, PTB1_IN_PU), | ||
371 | PINMUX_DATA(PTB0_DATA, PTB0_IN, PTB0_OUT), | ||
372 | |||
373 | /* PTC GPIO */ | ||
374 | PINMUX_DATA(PTC7_DATA, PTC7_IN, PTC7_OUT), | ||
375 | PINMUX_DATA(PTC6_DATA, PTC6_IN, PTC6_OUT), | ||
376 | PINMUX_DATA(PTC5_DATA, PTC5_IN, PTC5_OUT), | ||
377 | PINMUX_DATA(PTC4_DATA, PTC4_IN, PTC4_OUT), | ||
378 | PINMUX_DATA(PTC3_DATA, PTC3_IN, PTC3_OUT), | ||
379 | PINMUX_DATA(PTC2_DATA, PTC2_IN, PTC2_OUT), | ||
380 | PINMUX_DATA(PTC1_DATA, PTC1_IN, PTC1_OUT), | ||
381 | PINMUX_DATA(PTC0_DATA, PTC0_IN, PTC0_OUT), | ||
382 | |||
383 | /* PTD GPIO */ | ||
384 | PINMUX_DATA(PTD7_DATA, PTD7_IN, PTD7_OUT), | ||
385 | PINMUX_DATA(PTD6_DATA, PTD6_IN, PTD6_OUT), | ||
386 | PINMUX_DATA(PTD5_DATA, PTD5_IN, PTD5_OUT), | ||
387 | PINMUX_DATA(PTD4_DATA, PTD4_IN, PTD4_OUT), | ||
388 | PINMUX_DATA(PTD3_DATA, PTD3_IN, PTD3_OUT), | ||
389 | PINMUX_DATA(PTD2_DATA, PTD2_IN, PTD2_OUT), | ||
390 | PINMUX_DATA(PTD1_DATA, PTD1_IN, PTD1_OUT), | ||
391 | PINMUX_DATA(PTD0_DATA, PTD0_IN, PTD0_OUT), | ||
392 | |||
393 | /* PTE GPIO */ | ||
394 | PINMUX_DATA(PTE5_DATA, PTE5_IN, PTE5_OUT), | ||
395 | PINMUX_DATA(PTE4_DATA, PTE4_IN, PTE4_OUT), | ||
396 | PINMUX_DATA(PTE3_DATA, PTE3_IN, PTE3_OUT), | ||
397 | PINMUX_DATA(PTE2_DATA, PTE2_IN, PTE2_OUT), | ||
398 | PINMUX_DATA(PTE1_DATA, PTE1_IN, PTE1_OUT), | ||
399 | PINMUX_DATA(PTE0_DATA, PTE0_IN, PTE0_OUT), | ||
400 | |||
401 | /* PTF GPIO */ | ||
402 | PINMUX_DATA(PTF7_DATA, PTF7_IN, PTF7_OUT), | ||
403 | PINMUX_DATA(PTF6_DATA, PTF6_IN, PTF6_OUT), | ||
404 | PINMUX_DATA(PTF5_DATA, PTF5_IN, PTF5_OUT), | ||
405 | PINMUX_DATA(PTF4_DATA, PTF4_IN, PTF4_OUT), | ||
406 | PINMUX_DATA(PTF3_DATA, PTF3_IN, PTF3_OUT), | ||
407 | PINMUX_DATA(PTF2_DATA, PTF2_IN, PTF2_OUT), | ||
408 | PINMUX_DATA(PTF1_DATA, PTF1_IN, PTF1_OUT), | ||
409 | PINMUX_DATA(PTF0_DATA, PTF0_IN, PTF0_OUT), | ||
410 | |||
411 | /* PTG GPIO */ | ||
412 | PINMUX_DATA(PTG5_DATA, PTG5_OUT), | ||
413 | PINMUX_DATA(PTG4_DATA, PTG4_OUT), | ||
414 | PINMUX_DATA(PTG3_DATA, PTG3_OUT), | ||
415 | PINMUX_DATA(PTG2_DATA, PTG2_OUT), | ||
416 | PINMUX_DATA(PTG1_DATA, PTG1_OUT), | ||
417 | PINMUX_DATA(PTG0_DATA, PTG0_OUT), | ||
418 | |||
419 | /* PTH GPIO */ | ||
420 | PINMUX_DATA(PTH7_DATA, PTH7_IN, PTH7_OUT), | ||
421 | PINMUX_DATA(PTH6_DATA, PTH6_IN, PTH6_OUT), | ||
422 | PINMUX_DATA(PTH5_DATA, PTH5_IN, PTH5_OUT), | ||
423 | PINMUX_DATA(PTH4_DATA, PTH4_IN, PTH4_OUT), | ||
424 | PINMUX_DATA(PTH3_DATA, PTH3_IN, PTH3_OUT), | ||
425 | PINMUX_DATA(PTH2_DATA, PTH2_IN, PTH2_OUT), | ||
426 | PINMUX_DATA(PTH1_DATA, PTH1_IN, PTH1_OUT), | ||
427 | PINMUX_DATA(PTH0_DATA, PTH0_IN, PTH0_OUT), | ||
428 | |||
429 | /* PTJ GPIO */ | ||
430 | PINMUX_DATA(PTJ7_DATA, PTJ7_OUT), | ||
431 | PINMUX_DATA(PTJ5_DATA, PTJ5_OUT), | ||
432 | PINMUX_DATA(PTJ3_DATA, PTJ3_IN, PTJ3_OUT), | ||
433 | PINMUX_DATA(PTJ2_DATA, PTJ2_IN, PTJ2_OUT), | ||
434 | PINMUX_DATA(PTJ1_DATA, PTJ1_IN, PTJ1_OUT), | ||
435 | PINMUX_DATA(PTJ0_DATA, PTJ0_IN, PTJ0_OUT), | ||
436 | |||
437 | /* PTK GPIO */ | ||
438 | PINMUX_DATA(PTK7_DATA, PTK7_IN, PTK7_OUT), | ||
439 | PINMUX_DATA(PTK6_DATA, PTK6_IN, PTK6_OUT), | ||
440 | PINMUX_DATA(PTK5_DATA, PTK5_IN, PTK5_OUT), | ||
441 | PINMUX_DATA(PTK4_DATA, PTK4_IN, PTK4_OUT), | ||
442 | PINMUX_DATA(PTK3_DATA, PTK3_IN, PTK3_OUT), | ||
443 | PINMUX_DATA(PTK2_DATA, PTK2_IN, PTK2_OUT), | ||
444 | PINMUX_DATA(PTK1_DATA, PTK1_IN, PTK1_OUT), | ||
445 | PINMUX_DATA(PTK0_DATA, PTK0_IN, PTK0_OUT), | ||
446 | |||
447 | /* PTL GPIO */ | ||
448 | PINMUX_DATA(PTL7_DATA, PTL7_IN, PTL7_OUT), | ||
449 | PINMUX_DATA(PTL6_DATA, PTL6_IN, PTL6_OUT), | ||
450 | PINMUX_DATA(PTL5_DATA, PTL5_IN, PTL5_OUT), | ||
451 | PINMUX_DATA(PTL4_DATA, PTL4_IN, PTL4_OUT), | ||
452 | PINMUX_DATA(PTL3_DATA, PTL3_IN, PTL3_OUT), | ||
453 | PINMUX_DATA(PTL2_DATA, PTL2_IN, PTL2_OUT), | ||
454 | PINMUX_DATA(PTL1_DATA, PTL1_IN, PTL1_OUT), | ||
455 | PINMUX_DATA(PTL0_DATA, PTL0_IN, PTL0_OUT), | ||
456 | |||
457 | /* PTM GPIO */ | ||
458 | PINMUX_DATA(PTM7_DATA, PTM7_IN, PTM7_OUT), | ||
459 | PINMUX_DATA(PTM6_DATA, PTM6_IN, PTM6_OUT), | ||
460 | PINMUX_DATA(PTM5_DATA, PTM5_IN, PTM5_OUT), | ||
461 | PINMUX_DATA(PTM4_DATA, PTM4_IN, PTM4_OUT), | ||
462 | PINMUX_DATA(PTM3_DATA, PTM3_IN, PTM3_OUT), | ||
463 | PINMUX_DATA(PTM2_DATA, PTM2_IN, PTM2_OUT), | ||
464 | PINMUX_DATA(PTM1_DATA, PTM1_IN, PTM1_OUT), | ||
465 | PINMUX_DATA(PTM0_DATA, PTM0_IN, PTM0_OUT), | ||
466 | |||
467 | /* PTN GPIO */ | ||
468 | PINMUX_DATA(PTN7_DATA, PTN7_IN, PTN7_OUT), | ||
469 | PINMUX_DATA(PTN6_DATA, PTN6_IN, PTN6_OUT), | ||
470 | PINMUX_DATA(PTN5_DATA, PTN5_IN, PTN5_OUT), | ||
471 | PINMUX_DATA(PTN4_DATA, PTN4_IN, PTN4_OUT), | ||
472 | PINMUX_DATA(PTN3_DATA, PTN3_IN, PTN3_OUT), | ||
473 | PINMUX_DATA(PTN2_DATA, PTN2_IN, PTN2_OUT), | ||
474 | PINMUX_DATA(PTN1_DATA, PTN1_IN, PTN1_OUT), | ||
475 | PINMUX_DATA(PTN0_DATA, PTN0_IN, PTN0_OUT), | ||
476 | |||
477 | /* PTQ GPIO */ | ||
478 | PINMUX_DATA(PTQ3_DATA, PTQ3_IN), | ||
479 | PINMUX_DATA(PTQ2_DATA, PTQ2_IN), | ||
480 | PINMUX_DATA(PTQ1_DATA, PTQ1_IN), | ||
481 | PINMUX_DATA(PTQ0_DATA, PTQ0_IN), | ||
482 | |||
483 | /* PTR GPIO */ | ||
484 | PINMUX_DATA(PTR7_DATA, PTR7_IN, PTR7_OUT), | ||
485 | PINMUX_DATA(PTR6_DATA, PTR6_IN, PTR6_OUT), | ||
486 | PINMUX_DATA(PTR5_DATA, PTR5_IN, PTR5_OUT), | ||
487 | PINMUX_DATA(PTR4_DATA, PTR4_IN, PTR4_OUT), | ||
488 | PINMUX_DATA(PTR3_DATA, PTR3_IN), | ||
489 | PINMUX_DATA(PTR2_DATA, PTR2_IN, PTR2_IN_PU), | ||
490 | PINMUX_DATA(PTR1_DATA, PTR1_IN, PTR1_OUT), | ||
491 | PINMUX_DATA(PTR0_DATA, PTR0_IN, PTR0_OUT), | ||
492 | |||
493 | /* PTS GPIO */ | ||
494 | PINMUX_DATA(PTS7_DATA, PTS7_IN, PTS7_OUT), | ||
495 | PINMUX_DATA(PTS6_DATA, PTS6_IN, PTS6_OUT), | ||
496 | PINMUX_DATA(PTS5_DATA, PTS5_IN, PTS5_OUT), | ||
497 | PINMUX_DATA(PTS4_DATA, PTS4_IN, PTS4_OUT), | ||
498 | PINMUX_DATA(PTS3_DATA, PTS3_IN, PTS3_OUT), | ||
499 | PINMUX_DATA(PTS2_DATA, PTS2_IN, PTS2_OUT), | ||
500 | PINMUX_DATA(PTS1_DATA, PTS1_IN, PTS1_OUT), | ||
501 | PINMUX_DATA(PTS0_DATA, PTS0_IN, PTS0_OUT), | ||
502 | |||
503 | /* PTT GPIO */ | ||
504 | PINMUX_DATA(PTT5_DATA, PTT5_IN, PTT5_OUT), | ||
505 | PINMUX_DATA(PTT4_DATA, PTT4_IN, PTT4_OUT), | ||
506 | PINMUX_DATA(PTT3_DATA, PTT3_IN, PTT3_OUT), | ||
507 | PINMUX_DATA(PTT2_DATA, PTT2_IN, PTT2_OUT), | ||
508 | PINMUX_DATA(PTT1_DATA, PTT1_IN, PTT1_OUT), | ||
509 | PINMUX_DATA(PTT0_DATA, PTT0_IN, PTT0_OUT), | ||
510 | |||
511 | /* PTU GPIO */ | ||
512 | PINMUX_DATA(PTU5_DATA, PTU5_IN, PTU5_OUT), | ||
513 | PINMUX_DATA(PTU4_DATA, PTU4_IN, PTU4_OUT), | ||
514 | PINMUX_DATA(PTU3_DATA, PTU3_IN, PTU3_OUT), | ||
515 | PINMUX_DATA(PTU2_DATA, PTU2_IN, PTU2_OUT), | ||
516 | PINMUX_DATA(PTU1_DATA, PTU1_IN, PTU1_OUT), | ||
517 | PINMUX_DATA(PTU0_DATA, PTU0_IN, PTU0_OUT), | ||
518 | |||
519 | /* PTV GPIO */ | ||
520 | PINMUX_DATA(PTV7_DATA, PTV7_IN, PTV7_OUT), | ||
521 | PINMUX_DATA(PTV6_DATA, PTV6_IN, PTV6_OUT), | ||
522 | PINMUX_DATA(PTV5_DATA, PTV5_IN, PTV5_OUT), | ||
523 | PINMUX_DATA(PTV4_DATA, PTV4_IN, PTV4_OUT), | ||
524 | PINMUX_DATA(PTV3_DATA, PTV3_IN, PTV3_OUT), | ||
525 | PINMUX_DATA(PTV2_DATA, PTV2_IN, PTV2_OUT), | ||
526 | PINMUX_DATA(PTV1_DATA, PTV1_IN, PTV1_OUT), | ||
527 | PINMUX_DATA(PTV0_DATA, PTV0_IN, PTV0_OUT), | ||
528 | |||
529 | /* PTW GPIO */ | ||
530 | PINMUX_DATA(PTW7_DATA, PTW7_IN, PTW7_OUT), | ||
531 | PINMUX_DATA(PTW6_DATA, PTW6_IN, PTW6_OUT), | ||
532 | PINMUX_DATA(PTW5_DATA, PTW5_IN, PTW5_OUT), | ||
533 | PINMUX_DATA(PTW4_DATA, PTW4_IN, PTW4_OUT), | ||
534 | PINMUX_DATA(PTW3_DATA, PTW3_IN, PTW3_OUT), | ||
535 | PINMUX_DATA(PTW2_DATA, PTW2_IN, PTW2_OUT), | ||
536 | PINMUX_DATA(PTW1_DATA, PTW1_IN, PTW1_OUT), | ||
537 | PINMUX_DATA(PTW0_DATA, PTW0_IN, PTW0_OUT), | ||
538 | |||
539 | /* PTX GPIO */ | ||
540 | PINMUX_DATA(PTX7_DATA, PTX7_IN, PTX7_OUT), | ||
541 | PINMUX_DATA(PTX6_DATA, PTX6_IN, PTX6_OUT), | ||
542 | PINMUX_DATA(PTX5_DATA, PTX5_IN, PTX5_OUT), | ||
543 | PINMUX_DATA(PTX4_DATA, PTX4_IN, PTX4_OUT), | ||
544 | PINMUX_DATA(PTX3_DATA, PTX3_IN, PTX3_OUT), | ||
545 | PINMUX_DATA(PTX2_DATA, PTX2_IN, PTX2_OUT), | ||
546 | PINMUX_DATA(PTX1_DATA, PTX1_IN, PTX1_OUT), | ||
547 | PINMUX_DATA(PTX0_DATA, PTX0_IN, PTX0_OUT), | ||
548 | |||
549 | /* PTY GPIO */ | ||
550 | PINMUX_DATA(PTY7_DATA, PTY7_IN, PTY7_OUT), | ||
551 | PINMUX_DATA(PTY6_DATA, PTY6_IN, PTY6_OUT), | ||
552 | PINMUX_DATA(PTY5_DATA, PTY5_IN, PTY5_OUT), | ||
553 | PINMUX_DATA(PTY4_DATA, PTY4_IN, PTY4_OUT), | ||
554 | PINMUX_DATA(PTY3_DATA, PTY3_IN, PTY3_OUT), | ||
555 | PINMUX_DATA(PTY2_DATA, PTY2_IN, PTY2_OUT), | ||
556 | PINMUX_DATA(PTY1_DATA, PTY1_IN, PTY1_OUT), | ||
557 | PINMUX_DATA(PTY0_DATA, PTY0_IN, PTY0_OUT), | ||
558 | |||
559 | /* PTZ GPIO */ | ||
560 | PINMUX_DATA(PTZ7_DATA, PTZ7_IN, PTZ7_OUT), | ||
561 | PINMUX_DATA(PTZ6_DATA, PTZ6_IN, PTZ6_OUT), | ||
562 | PINMUX_DATA(PTZ5_DATA, PTZ5_IN, PTZ5_OUT), | ||
563 | PINMUX_DATA(PTZ4_DATA, PTZ4_IN, PTZ4_OUT), | ||
564 | PINMUX_DATA(PTZ3_DATA, PTZ3_IN, PTZ3_OUT), | ||
565 | PINMUX_DATA(PTZ2_DATA, PTZ2_IN, PTZ2_OUT), | ||
566 | PINMUX_DATA(PTZ1_DATA, PTZ1_IN, PTZ1_OUT), | ||
567 | PINMUX_DATA(PTZ0_DATA, PTZ0_IN, PTZ0_OUT), | ||
568 | |||
569 | /* PTA FN */ | ||
570 | PINMUX_DATA(D23_MARK, PSA15_PSA14_FN1, PTA7_FN), | ||
571 | PINMUX_DATA(KEYOUT2_MARK, PSA15_PSA14_FN2, PTA7_FN), | ||
572 | PINMUX_DATA(D22_MARK, PSA15_PSA14_FN1, PTA6_FN), | ||
573 | PINMUX_DATA(KEYOUT1_MARK, PSA15_PSA14_FN2, PTA6_FN), | ||
574 | PINMUX_DATA(D21_MARK, PSA15_PSA14_FN1, PTA5_FN), | ||
575 | PINMUX_DATA(KEYOUT0_MARK, PSA15_PSA14_FN2, PTA5_FN), | ||
576 | PINMUX_DATA(D20_MARK, PSA15_PSA14_FN1, PTA4_FN), | ||
577 | PINMUX_DATA(KEYIN4_MARK, PSA15_PSA14_FN2, PTA4_FN), | ||
578 | PINMUX_DATA(D19_MARK, PSA15_PSA14_FN1, PTA3_FN), | ||
579 | PINMUX_DATA(KEYIN3_MARK, PSA15_PSA14_FN2, PTA3_FN), | ||
580 | PINMUX_DATA(D18_MARK, PSA15_PSA14_FN1, PTA2_FN), | ||
581 | PINMUX_DATA(KEYIN2_MARK, PSA15_PSA14_FN2, PTA2_FN), | ||
582 | PINMUX_DATA(D17_MARK, PSA15_PSA14_FN1, PTA1_FN), | ||
583 | PINMUX_DATA(KEYIN1_MARK, PSA15_PSA14_FN2, PTA1_FN), | ||
584 | PINMUX_DATA(D16_MARK, PSA15_PSA14_FN1, PTA0_FN), | ||
585 | PINMUX_DATA(KEYIN0_MARK, PSA15_PSA14_FN2, PTA0_FN), | ||
586 | |||
587 | /* PTB FN */ | ||
588 | PINMUX_DATA(D31_MARK, PTB7_FN), | ||
589 | PINMUX_DATA(D30_MARK, PTB6_FN), | ||
590 | PINMUX_DATA(D29_MARK, PTB5_FN), | ||
591 | PINMUX_DATA(D28_MARK, PTB4_FN), | ||
592 | PINMUX_DATA(D27_MARK, PTB3_FN), | ||
593 | PINMUX_DATA(D26_MARK, PSA15_PSA14_FN1, PTB2_FN), | ||
594 | PINMUX_DATA(KEYOUT5_IN5_MARK, PSA15_PSA14_FN2, PTB2_FN), | ||
595 | PINMUX_DATA(D25_MARK, PSA15_PSA14_FN1, PTB1_FN), | ||
596 | PINMUX_DATA(KEYOUT4_IN6_MARK, PSA15_PSA14_FN2, PTB1_FN), | ||
597 | PINMUX_DATA(D24_MARK, PSA15_PSA14_FN1, PTB0_FN), | ||
598 | PINMUX_DATA(KEYOUT3_MARK, PSA15_PSA14_FN2, PTB0_FN), | ||
599 | |||
600 | /* PTC FN */ | ||
601 | PINMUX_DATA(IDED15_MARK, PSA11_PSA10_FN1, PTC7_FN), | ||
602 | PINMUX_DATA(SDHI1CD_MARK, PSA11_PSA10_FN2, PTC7_FN), | ||
603 | PINMUX_DATA(IDED14_MARK, PSA11_PSA10_FN1, PTC6_FN), | ||
604 | PINMUX_DATA(SDHI1WP_MARK, PSA11_PSA10_FN2, PTC6_FN), | ||
605 | PINMUX_DATA(IDED13_MARK, PSA11_PSA10_FN1, PTC5_FN), | ||
606 | PINMUX_DATA(SDHI1D3_MARK, PSA11_PSA10_FN2, PTC5_FN), | ||
607 | PINMUX_DATA(IDED12_MARK, PSA11_PSA10_FN1, PTC4_FN), | ||
608 | PINMUX_DATA(SDHI1D2_MARK, PSA11_PSA10_FN2, PTC4_FN), | ||
609 | PINMUX_DATA(IDED11_MARK, PSA11_PSA10_FN1, PTC3_FN), | ||
610 | PINMUX_DATA(SDHI1D1_MARK, PSA11_PSA10_FN2, PTC3_FN), | ||
611 | PINMUX_DATA(IDED10_MARK, PSA11_PSA10_FN1, PTC2_FN), | ||
612 | PINMUX_DATA(SDHI1D0_MARK, PSA11_PSA10_FN2, PTC2_FN), | ||
613 | PINMUX_DATA(IDED9_MARK, PSA11_PSA10_FN1, PTC1_FN), | ||
614 | PINMUX_DATA(SDHI1CMD_MARK, PSA11_PSA10_FN2, PTC1_FN), | ||
615 | PINMUX_DATA(IDED8_MARK, PSA11_PSA10_FN1, PTC0_FN), | ||
616 | PINMUX_DATA(SDHI1CLK_MARK, PSA11_PSA10_FN2, PTC0_FN), | ||
617 | |||
618 | /* PTD FN */ | ||
619 | PINMUX_DATA(IDED7_MARK, PSA11_PSA10_FN1, PTD7_FN), | ||
620 | PINMUX_DATA(SDHI0CD_PTD_MARK, PSA11_PSA10_FN2, PTD7_FN), | ||
621 | PINMUX_DATA(IDED6_MARK, PSA11_PSA10_FN1, PTD6_FN), | ||
622 | PINMUX_DATA(SDHI0WP_PTD_MARK, PSA11_PSA10_FN2, PTD6_FN), | ||
623 | PINMUX_DATA(IDED5_MARK, PSA11_PSA10_FN1, PTD5_FN), | ||
624 | PINMUX_DATA(SDHI0D3_PTD_MARK, PSA11_PSA10_FN2, PTD5_FN), | ||
625 | PINMUX_DATA(IDED4_MARK, PSA11_PSA10_FN1, PTD4_FN), | ||
626 | PINMUX_DATA(SDHI0D2_PTD_MARK, PSA11_PSA10_FN2, PTD4_FN), | ||
627 | PINMUX_DATA(IDED3_MARK, PSA11_PSA10_FN1, PTD3_FN), | ||
628 | PINMUX_DATA(SDHI0D1_PTD_MARK, PSA11_PSA10_FN2, PTD3_FN), | ||
629 | PINMUX_DATA(IDED2_MARK, PSA11_PSA10_FN1, PTD2_FN), | ||
630 | PINMUX_DATA(SDHI0D0_PTD_MARK, PSA11_PSA10_FN2, PTD2_FN), | ||
631 | PINMUX_DATA(IDED1_MARK, PSA11_PSA10_FN1, PTD1_FN), | ||
632 | PINMUX_DATA(SDHI0CMD_PTD_MARK, PSA11_PSA10_FN2, PTD1_FN), | ||
633 | PINMUX_DATA(IDED0_MARK, PSA11_PSA10_FN1, PTD0_FN), | ||
634 | PINMUX_DATA(SDHI0CLK_PTD_MARK, PSA11_PSA10_FN2, PTD0_FN), | ||
635 | |||
636 | /* PTE FN */ | ||
637 | PINMUX_DATA(DIRECTION_MARK, PSA11_PSA10_FN1, PTE5_FN), | ||
638 | PINMUX_DATA(SCIF5_PTE_SCK_MARK, PSA11_PSA10_FN2, PTE5_FN), | ||
639 | PINMUX_DATA(EXBUF_ENB_MARK, PSA11_PSA10_FN1, PTE4_FN), | ||
640 | PINMUX_DATA(SCIF5_PTE_RXD_MARK, PSA11_PSA10_FN2, PTE4_FN), | ||
641 | PINMUX_DATA(IDERST_MARK, PSA11_PSA10_FN1, PTE3_FN), | ||
642 | PINMUX_DATA(SCIF5_PTE_TXD_MARK, PSA11_PSA10_FN2, PTE3_FN), | ||
643 | PINMUX_DATA(IODACK_MARK, PSA11_PSA10_FN1, PTE2_FN), | ||
644 | PINMUX_DATA(SCIF4_PTE_SCK_MARK, PSA11_PSA10_FN2, PTE2_FN), | ||
645 | PINMUX_DATA(IODREQ_MARK, PSA11_PSA10_FN1, PTE1_FN), | ||
646 | PINMUX_DATA(SCIF4_PTE_RXD_MARK, PSA11_PSA10_FN2, PTE1_FN), | ||
647 | PINMUX_DATA(IDEIORDY_MARK, PSA11_PSA10_FN1, PTE0_FN), | ||
648 | PINMUX_DATA(SCIF4_PTE_TXD_MARK, PSA11_PSA10_FN2, PTE0_FN), | ||
649 | |||
650 | /* PTF FN */ | ||
651 | PINMUX_DATA(IDEINT_MARK, PTF7_FN), | ||
652 | PINMUX_DATA(IDEIOWR_MARK, PSA5_PSA4_FN1, PTF6_FN), | ||
653 | PINMUX_DATA(MSIOF0_PTF_SS2_MARK, PSA5_PSA4_FN2, PTF6_FN), | ||
654 | PINMUX_DATA(MSIOF0_PTF_RSYNC_MARK, PSA5_PSA4_FN3, PTF6_FN), | ||
655 | PINMUX_DATA(IDEIORD_MARK, PSA5_PSA4_FN1, PTF5_FN), | ||
656 | PINMUX_DATA(MSIOF0_PTF_SS1_MARK, PSA5_PSA4_FN2, PTF5_FN), | ||
657 | PINMUX_DATA(MSIOF0_PTF_RSCK_MARK, PSA5_PSA4_FN3, PTF5_FN), | ||
658 | PINMUX_DATA(IDECS1_MARK, PSA11_PSA10_FN1, PTF4_FN), | ||
659 | PINMUX_DATA(MSIOF0_PTF_TSYNC_MARK, PSA11_PSA10_FN2, PTF4_FN), | ||
660 | PINMUX_DATA(IDECS0_MARK, PSA11_PSA10_FN1, PTF3_FN), | ||
661 | PINMUX_DATA(MSIOF0_PTF_TSCK_MARK, PSA11_PSA10_FN2, PTF3_FN), | ||
662 | PINMUX_DATA(IDEA2_MARK, PSA11_PSA10_FN1, PTF2_FN), | ||
663 | PINMUX_DATA(MSIOF0_PTF_RXD_MARK, PSA11_PSA10_FN2, PTF2_FN), | ||
664 | PINMUX_DATA(IDEA1_MARK, PSA11_PSA10_FN1, PTF1_FN), | ||
665 | PINMUX_DATA(MSIOF0_PTF_TXD_MARK, PSA11_PSA10_FN2, PTF1_FN), | ||
666 | PINMUX_DATA(IDEA0_MARK, PSA11_PSA10_FN1, PTF0_FN), | ||
667 | PINMUX_DATA(MSIOF0_PTF_MCK_MARK, PSA11_PSA10_FN2, PTF0_FN), | ||
668 | |||
669 | /* PTG FN */ | ||
670 | PINMUX_DATA(AUDCK_MARK, PTG5_FN), | ||
671 | PINMUX_DATA(AUDSYNC_MARK, PTG4_FN), | ||
672 | PINMUX_DATA(AUDATA3_MARK, PSA3_PSA2_FN1, PTG3_FN), | ||
673 | PINMUX_DATA(TPUTO3_MARK, PSA3_PSA2_FN2, PTG3_FN), | ||
674 | PINMUX_DATA(AUDATA2_MARK, PSA3_PSA2_FN1, PTG2_FN), | ||
675 | PINMUX_DATA(TPUTO2_MARK, PSA3_PSA2_FN2, PTG2_FN), | ||
676 | PINMUX_DATA(AUDATA1_MARK, PSA3_PSA2_FN1, PTG1_FN), | ||
677 | PINMUX_DATA(TPUTO1_MARK, PSA3_PSA2_FN2, PTG1_FN), | ||
678 | PINMUX_DATA(AUDATA0_MARK, PSA3_PSA2_FN1, PTG0_FN), | ||
679 | PINMUX_DATA(TPUTO0_MARK, PSA3_PSA2_FN2, PTG0_FN), | ||
680 | |||
681 | /* PTG FN */ | ||
682 | PINMUX_DATA(LCDVCPWC_MARK, PTH7_FN), | ||
683 | PINMUX_DATA(LCDRD_MARK, PSB15_PSB14_FN1, PTH6_FN), | ||
684 | PINMUX_DATA(DV_CLKI_MARK, PSB15_PSB14_FN2, PTH6_FN), | ||
685 | PINMUX_DATA(LCDVSYN_MARK, PSB15_PSB14_FN1, PTH5_FN), | ||
686 | PINMUX_DATA(DV_CLK_MARK, PSB15_PSB14_FN2, PTH5_FN), | ||
687 | PINMUX_DATA(LCDDISP_MARK, PSB13_PSB12_LCDC_RGB, PTH4_FN), | ||
688 | PINMUX_DATA(LCDRS_MARK, PSB13_PSB12_LCDC_SYS, PTH4_FN), | ||
689 | PINMUX_DATA(LCDHSYN_MARK, PSB13_PSB12_LCDC_RGB, PTH3_FN), | ||
690 | PINMUX_DATA(LCDCS_MARK, PSB13_PSB12_LCDC_SYS, PTH3_FN), | ||
691 | PINMUX_DATA(LCDDON_MARK, PTH2_FN), | ||
692 | PINMUX_DATA(LCDDCK_MARK, PSB13_PSB12_LCDC_RGB, PTH1_FN), | ||
693 | PINMUX_DATA(LCDWR_MARK, PSB13_PSB12_LCDC_SYS, PTH1_FN), | ||
694 | PINMUX_DATA(LCDVEPWC_MARK, PTH0_FN), | ||
695 | |||
696 | /* PTJ FN */ | ||
697 | PINMUX_DATA(STATUS0_MARK, PTJ7_FN), | ||
698 | PINMUX_DATA(PDSTATUS_MARK, PTJ5_FN), | ||
699 | PINMUX_DATA(A25_MARK, PTJ3_FN), | ||
700 | PINMUX_DATA(A24_MARK, PTJ2_FN), | ||
701 | PINMUX_DATA(A23_MARK, PTJ1_FN), | ||
702 | PINMUX_DATA(A22_MARK, PTJ0_FN), | ||
703 | |||
704 | /* PTK FN */ | ||
705 | PINMUX_DATA(SIUAFCK_MARK, PTK7_FN), | ||
706 | PINMUX_DATA(SIUAILR_MARK, PSB9_PSB8_FN1, PTK6_FN), | ||
707 | PINMUX_DATA(MSIOF1_SS2_MARK, PSB9_PSB8_FN2, PTK6_FN), | ||
708 | PINMUX_DATA(MSIOF1_RSYNC_MARK, PSB9_PSB8_FN3, PTK6_FN), | ||
709 | PINMUX_DATA(SIUAIBT_MARK, PSB9_PSB8_FN1, PTK5_FN), | ||
710 | PINMUX_DATA(MSIOF1_SS1_MARK, PSB9_PSB8_FN2, PTK5_FN), | ||
711 | PINMUX_DATA(MSIOF1_RSCK_MARK, PSB9_PSB8_FN3, PTK5_FN), | ||
712 | PINMUX_DATA(SIUAISLD_MARK, PSB7_PSB6_FN1, PTK4_FN), | ||
713 | PINMUX_DATA(MSIOF1_RXD_MARK, PSB7_PSB6_FN2, PTK4_FN), | ||
714 | PINMUX_DATA(SIUAOLR_MARK, PSB7_PSB6_FN1, PTK3_FN), | ||
715 | PINMUX_DATA(MSIOF1_TSYNC_MARK, PSB7_PSB6_FN2, PTK3_FN), | ||
716 | PINMUX_DATA(SIUAOBT_MARK, PSB7_PSB6_FN1, PTK2_FN), | ||
717 | PINMUX_DATA(MSIOF1_TSCK_MARK, PSB7_PSB6_FN2, PTK2_FN), | ||
718 | PINMUX_DATA(SIUAOSLD_MARK, PSB7_PSB6_FN1, PTK1_FN), | ||
719 | PINMUX_DATA(MSIOF1_RXD_MARK, PSB7_PSB6_FN2, PTK1_FN), | ||
720 | PINMUX_DATA(SIUAMCK_MARK, PSB7_PSB6_FN1, PTK0_FN), | ||
721 | PINMUX_DATA(MSIOF1_MCK_MARK, PSB7_PSB6_FN2, PTK0_FN), | ||
722 | |||
723 | /* PTL FN */ | ||
724 | PINMUX_DATA(LCDD15_MARK, PSB5_PSB4_FN1, PTL7_FN), | ||
725 | PINMUX_DATA(DV_D15_MARK, PSB5_PSB4_FN2, PTL7_FN), | ||
726 | PINMUX_DATA(LCDD14_MARK, PSB5_PSB4_FN1, PTL6_FN), | ||
727 | PINMUX_DATA(DV_D14_MARK, PSB5_PSB4_FN2, PTL6_FN), | ||
728 | PINMUX_DATA(LCDD13_MARK, PSB5_PSB4_FN1, PTL5_FN), | ||
729 | PINMUX_DATA(DV_D13_MARK, PSB5_PSB4_FN2, PTL5_FN), | ||
730 | PINMUX_DATA(LCDD12_MARK, PSB5_PSB4_FN1, PTL4_FN), | ||
731 | PINMUX_DATA(DV_D12_MARK, PSB5_PSB4_FN2, PTL4_FN), | ||
732 | PINMUX_DATA(LCDD11_MARK, PSB5_PSB4_FN1, PTL3_FN), | ||
733 | PINMUX_DATA(DV_D11_MARK, PSB5_PSB4_FN2, PTL3_FN), | ||
734 | PINMUX_DATA(LCDD10_MARK, PSB5_PSB4_FN1, PTL2_FN), | ||
735 | PINMUX_DATA(DV_D10_MARK, PSB5_PSB4_FN2, PTL2_FN), | ||
736 | PINMUX_DATA(LCDD9_MARK, PSB5_PSB4_FN1, PTL1_FN), | ||
737 | PINMUX_DATA(DV_D9_MARK, PSB5_PSB4_FN2, PTL1_FN), | ||
738 | PINMUX_DATA(LCDD8_MARK, PSB5_PSB4_FN1, PTL0_FN), | ||
739 | PINMUX_DATA(DV_D8_MARK, PSB5_PSB4_FN2, PTL0_FN), | ||
740 | |||
741 | /* PTM FN */ | ||
742 | PINMUX_DATA(LCDD7_MARK, PSB5_PSB4_FN1, PTM7_FN), | ||
743 | PINMUX_DATA(DV_D7_MARK, PSB5_PSB4_FN2, PTM7_FN), | ||
744 | PINMUX_DATA(LCDD6_MARK, PSB5_PSB4_FN1, PTM6_FN), | ||
745 | PINMUX_DATA(DV_D6_MARK, PSB5_PSB4_FN2, PTM6_FN), | ||
746 | PINMUX_DATA(LCDD5_MARK, PSB5_PSB4_FN1, PTM5_FN), | ||
747 | PINMUX_DATA(DV_D5_MARK, PSB5_PSB4_FN2, PTM5_FN), | ||
748 | PINMUX_DATA(LCDD4_MARK, PSB5_PSB4_FN1, PTM4_FN), | ||
749 | PINMUX_DATA(DV_D4_MARK, PSB5_PSB4_FN2, PTM4_FN), | ||
750 | PINMUX_DATA(LCDD3_MARK, PSB5_PSB4_FN1, PTM3_FN), | ||
751 | PINMUX_DATA(DV_D3_MARK, PSB5_PSB4_FN2, PTM3_FN), | ||
752 | PINMUX_DATA(LCDD2_MARK, PSB5_PSB4_FN1, PTM2_FN), | ||
753 | PINMUX_DATA(DV_D2_MARK, PSB5_PSB4_FN2, PTM2_FN), | ||
754 | PINMUX_DATA(LCDD1_MARK, PSB5_PSB4_FN1, PTM1_FN), | ||
755 | PINMUX_DATA(DV_D1_MARK, PSB5_PSB4_FN2, PTM1_FN), | ||
756 | PINMUX_DATA(LCDD0_MARK, PSB5_PSB4_FN1, PTM0_FN), | ||
757 | PINMUX_DATA(DV_D0_MARK, PSB5_PSB4_FN2, PTM0_FN), | ||
758 | |||
759 | /* PTN FN */ | ||
760 | PINMUX_DATA(LCDD23_MARK, PSB3_PSB2_FN1, PTN7_FN), | ||
761 | PINMUX_DATA(SCIF5_PTN_SCK_MARK, PSB3_PSB2_FN2, PTN7_FN), | ||
762 | PINMUX_DATA(LCDD22_MARK, PSB3_PSB2_FN1, PTN6_FN), | ||
763 | PINMUX_DATA(SCIF5_PTN_RXD_MARK, PSB3_PSB2_FN2, PTN6_FN), | ||
764 | PINMUX_DATA(LCDD21_MARK, PSB3_PSB2_FN1, PTN5_FN), | ||
765 | PINMUX_DATA(SCIF5_PTN_TXD_MARK, PSB3_PSB2_FN2, PTN5_FN), | ||
766 | PINMUX_DATA(LCDD20_MARK, PSB3_PSB2_FN1, PTN4_FN), | ||
767 | PINMUX_DATA(SCIF4_PTN_SCK_MARK, PSB3_PSB2_FN2, PTN4_FN), | ||
768 | PINMUX_DATA(LCDD19_MARK, PSB3_PSB2_FN1, PTN3_FN), | ||
769 | PINMUX_DATA(SCIF4_PTN_RXD_MARK, PSB3_PSB2_FN2, PTN3_FN), | ||
770 | PINMUX_DATA(LCDD18_MARK, PSB3_PSB2_FN1, PTN2_FN), | ||
771 | PINMUX_DATA(SCIF4_PTN_TXD_MARK, PSB3_PSB2_FN2, PTN2_FN), | ||
772 | PINMUX_DATA(LCDD17_MARK, PSB5_PSB4_FN1, PTN1_FN), | ||
773 | PINMUX_DATA(DV_VSYNC_MARK, PSB5_PSB4_FN2, PTN1_FN), | ||
774 | PINMUX_DATA(LCDD16_MARK, PSB5_PSB4_FN1, PTN0_FN), | ||
775 | PINMUX_DATA(DV_HSYNC_MARK, PSB5_PSB4_FN2, PTN0_FN), | ||
776 | |||
777 | /* PTQ FN */ | ||
778 | PINMUX_DATA(AN3_MARK, PTQ3_FN), | ||
779 | PINMUX_DATA(AN2_MARK, PTQ2_FN), | ||
780 | PINMUX_DATA(AN1_MARK, PTQ1_FN), | ||
781 | PINMUX_DATA(AN0_MARK, PTQ0_FN), | ||
782 | |||
783 | /* PTR FN */ | ||
784 | PINMUX_DATA(CS6B_CE1B_MARK, PTR7_FN), | ||
785 | PINMUX_DATA(CS6A_CE2B_MARK, PTR6_FN), | ||
786 | PINMUX_DATA(CS5B_CE1A_MARK, PTR5_FN), | ||
787 | PINMUX_DATA(CS5A_CE2A_MARK, PTR4_FN), | ||
788 | PINMUX_DATA(IOIS16_MARK, PSA13_PSA12_FN1, PTR3_FN), | ||
789 | PINMUX_DATA(LCDLCLK_PTR_MARK, PSA13_PSA12_FN2, PTR3_FN), | ||
790 | PINMUX_DATA(WAIT_MARK, PTR2_FN), | ||
791 | PINMUX_DATA(WE3_ICIOWR_MARK, PTR1_FN), | ||
792 | PINMUX_DATA(WE2_ICIORD_MARK, PTR0_FN), | ||
793 | |||
794 | /* PTS FN */ | ||
795 | PINMUX_DATA(SCIF1_PTS_SCK_MARK, PSC15_PSC14_FN1, PTS7_FN), | ||
796 | PINMUX_DATA(SDHI0CD_PTS_MARK, PSC15_PSC14_FN2, PTS7_FN), | ||
797 | PINMUX_DATA(SCIF1_PTS_RXD_MARK, PSC15_PSC14_FN1, PTS6_FN), | ||
798 | PINMUX_DATA(SDHI0WP_PTS_MARK, PSC15_PSC14_FN2, PTS6_FN), | ||
799 | PINMUX_DATA(SCIF1_PTS_TXD_MARK, PSC15_PSC14_FN1, PTS5_FN), | ||
800 | PINMUX_DATA(SDHI0D3_PTS_MARK, PSC15_PSC14_FN2, PTS5_FN), | ||
801 | PINMUX_DATA(SCIF3_PTS_CTS_MARK, PSC15_PSC14_FN1, PTS4_FN), | ||
802 | PINMUX_DATA(SDHI0D2_PTS_MARK, PSC15_PSC14_FN2, PTS4_FN), | ||
803 | PINMUX_DATA(SCIF3_PTS_RTS_MARK, PSC15_PSC14_FN1, PTS3_FN), | ||
804 | PINMUX_DATA(SDHI0D1_PTS_MARK, PSC15_PSC14_FN2, PTS3_FN), | ||
805 | PINMUX_DATA(SCIF3_PTS_SCK_MARK, PSC15_PSC14_FN1, PTS2_FN), | ||
806 | PINMUX_DATA(SDHI0D0_PTS_MARK, PSC15_PSC14_FN2, PTS2_FN), | ||
807 | PINMUX_DATA(SCIF3_PTS_RXD_MARK, PSC15_PSC14_FN1, PTS1_FN), | ||
808 | PINMUX_DATA(SDHI0CMD_PTS_MARK, PSC15_PSC14_FN2, PTS1_FN), | ||
809 | PINMUX_DATA(SCIF3_PTS_TXD_MARK, PSC15_PSC14_FN1, PTS0_FN), | ||
810 | PINMUX_DATA(SDHI0CLK_PTS_MARK, PSC15_PSC14_FN2, PTS0_FN), | ||
811 | |||
812 | /* PTT FN */ | ||
813 | PINMUX_DATA(SCIF0_PTT_SCK_MARK, PSC13_PSC12_FN1, PTT5_FN), | ||
814 | PINMUX_DATA(MSIOF0_PTT_TSCK_MARK, PSC13_PSC12_FN2, PTT5_FN), | ||
815 | PINMUX_DATA(SCIF0_PTT_RXD_MARK, PSC13_PSC12_FN1, PTT4_FN), | ||
816 | PINMUX_DATA(MSIOF0_PTT_RXD_MARK, PSC13_PSC12_FN2, PTT4_FN), | ||
817 | PINMUX_DATA(SCIF0_PTT_TXD_MARK, PSC13_PSC12_FN1, PTT3_FN), | ||
818 | PINMUX_DATA(MSIOF0_PTT_TXD_MARK, PSC13_PSC12_FN2, PTT3_FN), | ||
819 | PINMUX_DATA(SCIF2_PTT_SCK_MARK, PSC11_PSC10_FN1, PTT2_FN), | ||
820 | PINMUX_DATA(MSIOF0_PTT_TSYNC_MARK, PSC11_PSC10_FN2, PTT2_FN), | ||
821 | PINMUX_DATA(SCIF2_PTT_RXD_MARK, PSC11_PSC10_FN1, PTT1_FN), | ||
822 | PINMUX_DATA(MSIOF0_PTT_SS1_MARK, PSC11_PSC10_FN2, PTT1_FN), | ||
823 | PINMUX_DATA(MSIOF0_PTT_RSCK_MARK, PSC11_PSC10_FN3, PTT1_FN), | ||
824 | PINMUX_DATA(SCIF2_PTT_TXD_MARK, PSC11_PSC10_FN1, PTT0_FN), | ||
825 | PINMUX_DATA(MSIOF0_PTT_SS2_MARK, PSC11_PSC10_FN2, PTT0_FN), | ||
826 | PINMUX_DATA(MSIOF0_PTT_RSYNC_MARK, PSC11_PSC10_FN3, PTT0_FN), | ||
827 | |||
828 | /* PTU FN */ | ||
829 | PINMUX_DATA(FCDE_MARK, PSC9_PSC8_FN1, PTU5_FN), | ||
830 | PINMUX_DATA(SCIF0_PTU_SCK_MARK, PSC9_PSC8_FN2, PTU5_FN), | ||
831 | PINMUX_DATA(FSC_MARK, PSC9_PSC8_FN1, PTU4_FN), | ||
832 | PINMUX_DATA(SCIF0_PTU_RXD_MARK, PSC9_PSC8_FN2, PTU4_FN), | ||
833 | PINMUX_DATA(FWE_MARK, PSC9_PSC8_FN1, PTU3_FN), | ||
834 | PINMUX_DATA(SCIF0_PTU_TXD_MARK, PSC9_PSC8_FN2, PTU3_FN), | ||
835 | PINMUX_DATA(FOE_MARK, PSC7_PSC6_FN1, PTU2_FN), | ||
836 | PINMUX_DATA(SCIF2_PTU_SCK_MARK, PSC7_PSC6_FN2, PTU2_FN), | ||
837 | PINMUX_DATA(VIO_VD2_MARK, PSC7_PSC6_FN3, PTU2_FN), | ||
838 | PINMUX_DATA(FRB_MARK, PSC7_PSC6_FN1, PTU1_FN), | ||
839 | PINMUX_DATA(SCIF2_PTU_RXD_MARK, PSC7_PSC6_FN2, PTU1_FN), | ||
840 | PINMUX_DATA(VIO_CLK2_MARK, PSC7_PSC6_FN3, PTU1_FN), | ||
841 | PINMUX_DATA(FCE_MARK, PSC7_PSC6_FN1, PTU0_FN), | ||
842 | PINMUX_DATA(SCIF2_PTU_TXD_MARK, PSC7_PSC6_FN2, PTU0_FN), | ||
843 | PINMUX_DATA(VIO_HD2_MARK, PSC7_PSC6_FN3, PTU0_FN), | ||
844 | |||
845 | /* PTV FN */ | ||
846 | PINMUX_DATA(NAF7_MARK, PSC7_PSC6_FN1, PTV7_FN), | ||
847 | PINMUX_DATA(SCIF1_PTV_SCK_MARK, PSC7_PSC6_FN2, PTV7_FN), | ||
848 | PINMUX_DATA(VIO_D15_MARK, PSC7_PSC6_FN3, PTV7_FN), | ||
849 | PINMUX_DATA(NAF6_MARK, PSC7_PSC6_FN1, PTV6_FN), | ||
850 | PINMUX_DATA(SCIF1_PTV_RXD_MARK, PSC7_PSC6_FN2, PTV6_FN), | ||
851 | PINMUX_DATA(VIO_D14_MARK, PSC7_PSC6_FN3, PTV6_FN), | ||
852 | PINMUX_DATA(NAF5_MARK, PSC7_PSC6_FN1, PTV5_FN), | ||
853 | PINMUX_DATA(SCIF1_PTV_TXD_MARK, PSC7_PSC6_FN2, PTV5_FN), | ||
854 | PINMUX_DATA(VIO_D13_MARK, PSC7_PSC6_FN3, PTV5_FN), | ||
855 | PINMUX_DATA(NAF4_MARK, PSC7_PSC6_FN1, PTV4_FN), | ||
856 | PINMUX_DATA(SCIF3_PTV_CTS_MARK, PSC7_PSC6_FN2, PTV4_FN), | ||
857 | PINMUX_DATA(VIO_D12_MARK, PSC7_PSC6_FN3, PTV4_FN), | ||
858 | PINMUX_DATA(NAF3_MARK, PSC7_PSC6_FN1, PTV3_FN), | ||
859 | PINMUX_DATA(SCIF3_PTV_RTS_MARK, PSC7_PSC6_FN2, PTV3_FN), | ||
860 | PINMUX_DATA(VIO_D11_MARK, PSC7_PSC6_FN3, PTV3_FN), | ||
861 | PINMUX_DATA(NAF2_MARK, PSC7_PSC6_FN1, PTV2_FN), | ||
862 | PINMUX_DATA(SCIF3_PTV_SCK_MARK, PSC7_PSC6_FN2, PTV2_FN), | ||
863 | PINMUX_DATA(VIO_D10_MARK, PSC7_PSC6_FN3, PTV2_FN), | ||
864 | PINMUX_DATA(NAF1_MARK, PSC7_PSC6_FN1, PTV1_FN), | ||
865 | PINMUX_DATA(SCIF3_PTV_RXD_MARK, PSC7_PSC6_FN2, PTV1_FN), | ||
866 | PINMUX_DATA(VIO_D9_MARK, PSC7_PSC6_FN3, PTV1_FN), | ||
867 | PINMUX_DATA(NAF0_MARK, PSC7_PSC6_FN1, PTV0_FN), | ||
868 | PINMUX_DATA(SCIF3_PTV_TXD_MARK, PSC7_PSC6_FN2, PTV0_FN), | ||
869 | PINMUX_DATA(VIO_D8_MARK, PSC7_PSC6_FN3, PTV0_FN), | ||
870 | |||
871 | /* PTW FN */ | ||
872 | PINMUX_DATA(IRQ7_MARK, PTW7_FN), | ||
873 | PINMUX_DATA(IRQ6_MARK, PTW6_FN), | ||
874 | PINMUX_DATA(IRQ5_MARK, PTW5_FN), | ||
875 | PINMUX_DATA(IRQ4_MARK, PSD15_PSD14_FN1, PTW4_FN), | ||
876 | PINMUX_DATA(LCDLCLK_PTW_MARK, PSD15_PSD14_FN2, PTW4_FN), | ||
877 | PINMUX_DATA(IRQ3_MARK, PSD13_PSD12_FN1, PTW3_FN), | ||
878 | PINMUX_DATA(ADTRG_MARK, PSD13_PSD12_FN2, PTW3_FN), | ||
879 | PINMUX_DATA(IRQ2_MARK, PSD11_PSD10_FN1, PTW2_FN), | ||
880 | PINMUX_DATA(BS_MARK, PSD11_PSD10_FN2, PTW2_FN), | ||
881 | PINMUX_DATA(VIO_CKO_MARK, PSD11_PSD10_FN3, PTW2_FN), | ||
882 | PINMUX_DATA(IRQ1_MARK, PSD9_PSD8_FN1, PTW1_FN), | ||
883 | PINMUX_DATA(SIUAISPD_MARK, PSD9_PSD8_FN2, PTW1_FN), | ||
884 | PINMUX_DATA(IRQ0_MARK, PSD7_PSD6_FN1, PTW0_FN), | ||
885 | PINMUX_DATA(SIUAOSPD_MARK, PSD7_PSD6_FN2, PTW0_FN), | ||
886 | |||
887 | /* PTX FN */ | ||
888 | PINMUX_DATA(DACK1_MARK, PTX7_FN), | ||
889 | PINMUX_DATA(DREQ1_MARK, PSD3_PSD2_FN1, PTX6_FN), | ||
890 | PINMUX_DATA(MSIOF0_PTX_MCK_MARK, PSD3_PSD2_FN2, PTX6_FN), | ||
891 | PINMUX_DATA(DACK1_MARK, PTX5_FN), | ||
892 | PINMUX_DATA(IRDA_OUT_MARK, PSD5_PSD4_FN2, PTX5_FN), | ||
893 | PINMUX_DATA(DREQ1_MARK, PTX4_FN), | ||
894 | PINMUX_DATA(IRDA_IN_MARK, PSD5_PSD4_FN2, PTX4_FN), | ||
895 | PINMUX_DATA(TS0_SDAT_MARK, PTX3_FN), | ||
896 | PINMUX_DATA(TS0_SCK_MARK, PTX2_FN), | ||
897 | PINMUX_DATA(TS0_SDEN_MARK, PTX1_FN), | ||
898 | PINMUX_DATA(TS0_SPSYNC_MARK, PTX0_FN), | ||
899 | |||
900 | /* PTY FN */ | ||
901 | PINMUX_DATA(VIO_D7_MARK, PTY7_FN), | ||
902 | PINMUX_DATA(VIO_D6_MARK, PTY6_FN), | ||
903 | PINMUX_DATA(VIO_D5_MARK, PTY5_FN), | ||
904 | PINMUX_DATA(VIO_D4_MARK, PTY4_FN), | ||
905 | PINMUX_DATA(VIO_D3_MARK, PTY3_FN), | ||
906 | PINMUX_DATA(VIO_D2_MARK, PTY2_FN), | ||
907 | PINMUX_DATA(VIO_D1_MARK, PTY1_FN), | ||
908 | PINMUX_DATA(VIO_D0_MARK, PTY0_FN), | ||
909 | |||
910 | /* PTZ FN */ | ||
911 | PINMUX_DATA(SIUBOBT_MARK, PTZ7_FN), | ||
912 | PINMUX_DATA(SIUBOLR_MARK, PTZ6_FN), | ||
913 | PINMUX_DATA(SIUBOSLD_MARK, PTZ5_FN), | ||
914 | PINMUX_DATA(SIUBMCK_MARK, PTZ4_FN), | ||
915 | PINMUX_DATA(VIO_FLD_MARK, PSD1_PSD0_FN1, PTZ3_FN), | ||
916 | PINMUX_DATA(SIUBFCK_MARK, PSD1_PSD0_FN2, PTZ3_FN), | ||
917 | PINMUX_DATA(VIO_HD1_MARK, PSD1_PSD0_FN1, PTZ2_FN), | ||
918 | PINMUX_DATA(SIUBILR_MARK, PSD1_PSD0_FN2, PTZ2_FN), | ||
919 | PINMUX_DATA(VIO_VD1_MARK, PSD1_PSD0_FN1, PTZ1_FN), | ||
920 | PINMUX_DATA(SIUBIBT_MARK, PSD1_PSD0_FN2, PTZ1_FN), | ||
921 | PINMUX_DATA(VIO_CLK1_MARK, PSD1_PSD0_FN1, PTZ0_FN), | ||
922 | PINMUX_DATA(SIUBISLD_MARK, PSD1_PSD0_FN2, PTZ0_FN), | ||
923 | }; | ||
924 | |||
925 | static struct pinmux_gpio pinmux_gpios[] = { | ||
926 | /* PTA */ | ||
927 | PINMUX_GPIO(GPIO_PTA7, PTA7_DATA), | ||
928 | PINMUX_GPIO(GPIO_PTA6, PTA6_DATA), | ||
929 | PINMUX_GPIO(GPIO_PTA5, PTA5_DATA), | ||
930 | PINMUX_GPIO(GPIO_PTA4, PTA4_DATA), | ||
931 | PINMUX_GPIO(GPIO_PTA3, PTA3_DATA), | ||
932 | PINMUX_GPIO(GPIO_PTA2, PTA2_DATA), | ||
933 | PINMUX_GPIO(GPIO_PTA1, PTA1_DATA), | ||
934 | PINMUX_GPIO(GPIO_PTA0, PTA0_DATA), | ||
935 | |||
936 | /* PTB */ | ||
937 | PINMUX_GPIO(GPIO_PTB7, PTB7_DATA), | ||
938 | PINMUX_GPIO(GPIO_PTB6, PTB6_DATA), | ||
939 | PINMUX_GPIO(GPIO_PTB5, PTB5_DATA), | ||
940 | PINMUX_GPIO(GPIO_PTB4, PTB4_DATA), | ||
941 | PINMUX_GPIO(GPIO_PTB3, PTB3_DATA), | ||
942 | PINMUX_GPIO(GPIO_PTB2, PTB2_DATA), | ||
943 | PINMUX_GPIO(GPIO_PTB1, PTB1_DATA), | ||
944 | PINMUX_GPIO(GPIO_PTB0, PTB0_DATA), | ||
945 | |||
946 | /* PTC */ | ||
947 | PINMUX_GPIO(GPIO_PTC7, PTC7_DATA), | ||
948 | PINMUX_GPIO(GPIO_PTC6, PTC6_DATA), | ||
949 | PINMUX_GPIO(GPIO_PTC5, PTC5_DATA), | ||
950 | PINMUX_GPIO(GPIO_PTC4, PTC4_DATA), | ||
951 | PINMUX_GPIO(GPIO_PTC3, PTC3_DATA), | ||
952 | PINMUX_GPIO(GPIO_PTC2, PTC2_DATA), | ||
953 | PINMUX_GPIO(GPIO_PTC1, PTC1_DATA), | ||
954 | PINMUX_GPIO(GPIO_PTC0, PTC0_DATA), | ||
955 | |||
956 | /* PTD */ | ||
957 | PINMUX_GPIO(GPIO_PTD7, PTD7_DATA), | ||
958 | PINMUX_GPIO(GPIO_PTD6, PTD6_DATA), | ||
959 | PINMUX_GPIO(GPIO_PTD5, PTD5_DATA), | ||
960 | PINMUX_GPIO(GPIO_PTD4, PTD4_DATA), | ||
961 | PINMUX_GPIO(GPIO_PTD3, PTD3_DATA), | ||
962 | PINMUX_GPIO(GPIO_PTD2, PTD2_DATA), | ||
963 | PINMUX_GPIO(GPIO_PTD1, PTD1_DATA), | ||
964 | PINMUX_GPIO(GPIO_PTD0, PTD0_DATA), | ||
965 | |||
966 | /* PTE */ | ||
967 | PINMUX_GPIO(GPIO_PTE5, PTE5_DATA), | ||
968 | PINMUX_GPIO(GPIO_PTE4, PTE4_DATA), | ||
969 | PINMUX_GPIO(GPIO_PTE3, PTE3_DATA), | ||
970 | PINMUX_GPIO(GPIO_PTE2, PTE2_DATA), | ||
971 | PINMUX_GPIO(GPIO_PTE1, PTE1_DATA), | ||
972 | PINMUX_GPIO(GPIO_PTE0, PTE0_DATA), | ||
973 | |||
974 | /* PTF */ | ||
975 | PINMUX_GPIO(GPIO_PTF7, PTF7_DATA), | ||
976 | PINMUX_GPIO(GPIO_PTF6, PTF6_DATA), | ||
977 | PINMUX_GPIO(GPIO_PTF5, PTF5_DATA), | ||
978 | PINMUX_GPIO(GPIO_PTF4, PTF4_DATA), | ||
979 | PINMUX_GPIO(GPIO_PTF3, PTF3_DATA), | ||
980 | PINMUX_GPIO(GPIO_PTF2, PTF2_DATA), | ||
981 | PINMUX_GPIO(GPIO_PTF1, PTF1_DATA), | ||
982 | PINMUX_GPIO(GPIO_PTF0, PTF0_DATA), | ||
983 | |||
984 | /* PTG */ | ||
985 | PINMUX_GPIO(GPIO_PTG5, PTG5_DATA), | ||
986 | PINMUX_GPIO(GPIO_PTG4, PTG4_DATA), | ||
987 | PINMUX_GPIO(GPIO_PTG3, PTG3_DATA), | ||
988 | PINMUX_GPIO(GPIO_PTG2, PTG2_DATA), | ||
989 | PINMUX_GPIO(GPIO_PTG1, PTG1_DATA), | ||
990 | PINMUX_GPIO(GPIO_PTG0, PTG0_DATA), | ||
991 | |||
992 | /* PTH */ | ||
993 | PINMUX_GPIO(GPIO_PTH7, PTH7_DATA), | ||
994 | PINMUX_GPIO(GPIO_PTH6, PTH6_DATA), | ||
995 | PINMUX_GPIO(GPIO_PTH5, PTH5_DATA), | ||
996 | PINMUX_GPIO(GPIO_PTH4, PTH4_DATA), | ||
997 | PINMUX_GPIO(GPIO_PTH3, PTH3_DATA), | ||
998 | PINMUX_GPIO(GPIO_PTH2, PTH2_DATA), | ||
999 | PINMUX_GPIO(GPIO_PTH1, PTH1_DATA), | ||
1000 | PINMUX_GPIO(GPIO_PTH0, PTH0_DATA), | ||
1001 | |||
1002 | /* PTJ */ | ||
1003 | PINMUX_GPIO(GPIO_PTJ7, PTJ7_DATA), | ||
1004 | PINMUX_GPIO(GPIO_PTJ5, PTJ5_DATA), | ||
1005 | PINMUX_GPIO(GPIO_PTJ3, PTJ3_DATA), | ||
1006 | PINMUX_GPIO(GPIO_PTJ2, PTJ2_DATA), | ||
1007 | PINMUX_GPIO(GPIO_PTJ1, PTJ1_DATA), | ||
1008 | PINMUX_GPIO(GPIO_PTJ0, PTJ0_DATA), | ||
1009 | |||
1010 | /* PTK */ | ||
1011 | PINMUX_GPIO(GPIO_PTK7, PTK7_DATA), | ||
1012 | PINMUX_GPIO(GPIO_PTK6, PTK6_DATA), | ||
1013 | PINMUX_GPIO(GPIO_PTK5, PTK5_DATA), | ||
1014 | PINMUX_GPIO(GPIO_PTK4, PTK4_DATA), | ||
1015 | PINMUX_GPIO(GPIO_PTK3, PTK3_DATA), | ||
1016 | PINMUX_GPIO(GPIO_PTK2, PTK2_DATA), | ||
1017 | PINMUX_GPIO(GPIO_PTK1, PTK1_DATA), | ||
1018 | PINMUX_GPIO(GPIO_PTK0, PTK0_DATA), | ||
1019 | |||
1020 | /* PTL */ | ||
1021 | PINMUX_GPIO(GPIO_PTL7, PTL7_DATA), | ||
1022 | PINMUX_GPIO(GPIO_PTL6, PTL6_DATA), | ||
1023 | PINMUX_GPIO(GPIO_PTL5, PTL5_DATA), | ||
1024 | PINMUX_GPIO(GPIO_PTL4, PTL4_DATA), | ||
1025 | PINMUX_GPIO(GPIO_PTL3, PTL3_DATA), | ||
1026 | PINMUX_GPIO(GPIO_PTL2, PTL2_DATA), | ||
1027 | PINMUX_GPIO(GPIO_PTL1, PTL1_DATA), | ||
1028 | PINMUX_GPIO(GPIO_PTL0, PTL0_DATA), | ||
1029 | |||
1030 | /* PTM */ | ||
1031 | PINMUX_GPIO(GPIO_PTM7, PTM7_DATA), | ||
1032 | PINMUX_GPIO(GPIO_PTM6, PTM6_DATA), | ||
1033 | PINMUX_GPIO(GPIO_PTM5, PTM5_DATA), | ||
1034 | PINMUX_GPIO(GPIO_PTM4, PTM4_DATA), | ||
1035 | PINMUX_GPIO(GPIO_PTM3, PTM3_DATA), | ||
1036 | PINMUX_GPIO(GPIO_PTM2, PTM2_DATA), | ||
1037 | PINMUX_GPIO(GPIO_PTM1, PTM1_DATA), | ||
1038 | PINMUX_GPIO(GPIO_PTM0, PTM0_DATA), | ||
1039 | |||
1040 | /* PTN */ | ||
1041 | PINMUX_GPIO(GPIO_PTN7, PTN7_DATA), | ||
1042 | PINMUX_GPIO(GPIO_PTN6, PTN6_DATA), | ||
1043 | PINMUX_GPIO(GPIO_PTN5, PTN5_DATA), | ||
1044 | PINMUX_GPIO(GPIO_PTN4, PTN4_DATA), | ||
1045 | PINMUX_GPIO(GPIO_PTN3, PTN3_DATA), | ||
1046 | PINMUX_GPIO(GPIO_PTN2, PTN2_DATA), | ||
1047 | PINMUX_GPIO(GPIO_PTN1, PTN1_DATA), | ||
1048 | PINMUX_GPIO(GPIO_PTN0, PTN0_DATA), | ||
1049 | |||
1050 | /* PTQ */ | ||
1051 | PINMUX_GPIO(GPIO_PTQ3, PTQ3_DATA), | ||
1052 | PINMUX_GPIO(GPIO_PTQ2, PTQ2_DATA), | ||
1053 | PINMUX_GPIO(GPIO_PTQ1, PTQ1_DATA), | ||
1054 | PINMUX_GPIO(GPIO_PTQ0, PTQ0_DATA), | ||
1055 | |||
1056 | /* PTR */ | ||
1057 | PINMUX_GPIO(GPIO_PTR7, PTR7_DATA), | ||
1058 | PINMUX_GPIO(GPIO_PTR6, PTR6_DATA), | ||
1059 | PINMUX_GPIO(GPIO_PTR5, PTR5_DATA), | ||
1060 | PINMUX_GPIO(GPIO_PTR4, PTR4_DATA), | ||
1061 | PINMUX_GPIO(GPIO_PTR3, PTR3_DATA), | ||
1062 | PINMUX_GPIO(GPIO_PTR2, PTR2_DATA), | ||
1063 | PINMUX_GPIO(GPIO_PTR1, PTR1_DATA), | ||
1064 | PINMUX_GPIO(GPIO_PTR0, PTR0_DATA), | ||
1065 | |||
1066 | /* PTS */ | ||
1067 | PINMUX_GPIO(GPIO_PTS7, PTS7_DATA), | ||
1068 | PINMUX_GPIO(GPIO_PTS6, PTS6_DATA), | ||
1069 | PINMUX_GPIO(GPIO_PTS5, PTS5_DATA), | ||
1070 | PINMUX_GPIO(GPIO_PTS4, PTS4_DATA), | ||
1071 | PINMUX_GPIO(GPIO_PTS3, PTS3_DATA), | ||
1072 | PINMUX_GPIO(GPIO_PTS2, PTS2_DATA), | ||
1073 | PINMUX_GPIO(GPIO_PTS1, PTS1_DATA), | ||
1074 | PINMUX_GPIO(GPIO_PTS0, PTS0_DATA), | ||
1075 | |||
1076 | /* PTT */ | ||
1077 | PINMUX_GPIO(GPIO_PTT5, PTT5_DATA), | ||
1078 | PINMUX_GPIO(GPIO_PTT4, PTT4_DATA), | ||
1079 | PINMUX_GPIO(GPIO_PTT3, PTT3_DATA), | ||
1080 | PINMUX_GPIO(GPIO_PTT2, PTT2_DATA), | ||
1081 | PINMUX_GPIO(GPIO_PTT1, PTT1_DATA), | ||
1082 | PINMUX_GPIO(GPIO_PTT0, PTT0_DATA), | ||
1083 | |||
1084 | /* PTU */ | ||
1085 | PINMUX_GPIO(GPIO_PTU5, PTU5_DATA), | ||
1086 | PINMUX_GPIO(GPIO_PTU4, PTU4_DATA), | ||
1087 | PINMUX_GPIO(GPIO_PTU3, PTU3_DATA), | ||
1088 | PINMUX_GPIO(GPIO_PTU2, PTU2_DATA), | ||
1089 | PINMUX_GPIO(GPIO_PTU1, PTU1_DATA), | ||
1090 | PINMUX_GPIO(GPIO_PTU0, PTU0_DATA), | ||
1091 | |||
1092 | /* PTV */ | ||
1093 | PINMUX_GPIO(GPIO_PTV7, PTV7_DATA), | ||
1094 | PINMUX_GPIO(GPIO_PTV6, PTV6_DATA), | ||
1095 | PINMUX_GPIO(GPIO_PTV5, PTV5_DATA), | ||
1096 | PINMUX_GPIO(GPIO_PTV4, PTV4_DATA), | ||
1097 | PINMUX_GPIO(GPIO_PTV3, PTV3_DATA), | ||
1098 | PINMUX_GPIO(GPIO_PTV2, PTV2_DATA), | ||
1099 | PINMUX_GPIO(GPIO_PTV1, PTV1_DATA), | ||
1100 | PINMUX_GPIO(GPIO_PTV0, PTV0_DATA), | ||
1101 | |||
1102 | /* PTW */ | ||
1103 | PINMUX_GPIO(GPIO_PTW7, PTW7_DATA), | ||
1104 | PINMUX_GPIO(GPIO_PTW6, PTW6_DATA), | ||
1105 | PINMUX_GPIO(GPIO_PTW5, PTW5_DATA), | ||
1106 | PINMUX_GPIO(GPIO_PTW4, PTW4_DATA), | ||
1107 | PINMUX_GPIO(GPIO_PTW3, PTW3_DATA), | ||
1108 | PINMUX_GPIO(GPIO_PTW2, PTW2_DATA), | ||
1109 | PINMUX_GPIO(GPIO_PTW1, PTW1_DATA), | ||
1110 | PINMUX_GPIO(GPIO_PTW0, PTW0_DATA), | ||
1111 | |||
1112 | /* PTX */ | ||
1113 | PINMUX_GPIO(GPIO_PTX7, PTX7_DATA), | ||
1114 | PINMUX_GPIO(GPIO_PTX6, PTX6_DATA), | ||
1115 | PINMUX_GPIO(GPIO_PTX5, PTX5_DATA), | ||
1116 | PINMUX_GPIO(GPIO_PTX4, PTX4_DATA), | ||
1117 | PINMUX_GPIO(GPIO_PTX3, PTX3_DATA), | ||
1118 | PINMUX_GPIO(GPIO_PTX2, PTX2_DATA), | ||
1119 | PINMUX_GPIO(GPIO_PTX1, PTX1_DATA), | ||
1120 | PINMUX_GPIO(GPIO_PTX0, PTX0_DATA), | ||
1121 | |||
1122 | /* PTY */ | ||
1123 | PINMUX_GPIO(GPIO_PTY7, PTY7_DATA), | ||
1124 | PINMUX_GPIO(GPIO_PTY6, PTY6_DATA), | ||
1125 | PINMUX_GPIO(GPIO_PTY5, PTY5_DATA), | ||
1126 | PINMUX_GPIO(GPIO_PTY4, PTY4_DATA), | ||
1127 | PINMUX_GPIO(GPIO_PTY3, PTY3_DATA), | ||
1128 | PINMUX_GPIO(GPIO_PTY2, PTY2_DATA), | ||
1129 | PINMUX_GPIO(GPIO_PTY1, PTY1_DATA), | ||
1130 | PINMUX_GPIO(GPIO_PTY0, PTY0_DATA), | ||
1131 | |||
1132 | /* PTZ */ | ||
1133 | PINMUX_GPIO(GPIO_PTZ7, PTZ7_DATA), | ||
1134 | PINMUX_GPIO(GPIO_PTZ6, PTZ6_DATA), | ||
1135 | PINMUX_GPIO(GPIO_PTZ5, PTZ5_DATA), | ||
1136 | PINMUX_GPIO(GPIO_PTZ4, PTZ4_DATA), | ||
1137 | PINMUX_GPIO(GPIO_PTZ3, PTZ3_DATA), | ||
1138 | PINMUX_GPIO(GPIO_PTZ2, PTZ2_DATA), | ||
1139 | PINMUX_GPIO(GPIO_PTZ1, PTZ1_DATA), | ||
1140 | PINMUX_GPIO(GPIO_PTZ0, PTZ0_DATA), | ||
1141 | |||
1142 | /* SCIF0 */ | ||
1143 | PINMUX_GPIO(GPIO_FN_SCIF0_PTT_TXD, SCIF0_PTT_TXD_MARK), | ||
1144 | PINMUX_GPIO(GPIO_FN_SCIF0_PTT_RXD, SCIF0_PTT_RXD_MARK), | ||
1145 | PINMUX_GPIO(GPIO_FN_SCIF0_PTT_SCK, SCIF0_PTT_SCK_MARK), | ||
1146 | PINMUX_GPIO(GPIO_FN_SCIF0_PTU_TXD, SCIF0_PTU_TXD_MARK), | ||
1147 | PINMUX_GPIO(GPIO_FN_SCIF0_PTU_RXD, SCIF0_PTU_RXD_MARK), | ||
1148 | PINMUX_GPIO(GPIO_FN_SCIF0_PTU_SCK, SCIF0_PTU_SCK_MARK), | ||
1149 | |||
1150 | /* SCIF1 */ | ||
1151 | PINMUX_GPIO(GPIO_FN_SCIF1_PTS_TXD, SCIF1_PTS_TXD_MARK), | ||
1152 | PINMUX_GPIO(GPIO_FN_SCIF1_PTS_RXD, SCIF1_PTS_RXD_MARK), | ||
1153 | PINMUX_GPIO(GPIO_FN_SCIF1_PTS_SCK, SCIF1_PTS_SCK_MARK), | ||
1154 | PINMUX_GPIO(GPIO_FN_SCIF1_PTV_TXD, SCIF1_PTV_TXD_MARK), | ||
1155 | PINMUX_GPIO(GPIO_FN_SCIF1_PTV_RXD, SCIF1_PTV_RXD_MARK), | ||
1156 | PINMUX_GPIO(GPIO_FN_SCIF1_PTV_SCK, SCIF1_PTV_SCK_MARK), | ||
1157 | |||
1158 | /* SCIF2 */ | ||
1159 | PINMUX_GPIO(GPIO_FN_SCIF2_PTT_TXD, SCIF2_PTT_TXD_MARK), | ||
1160 | PINMUX_GPIO(GPIO_FN_SCIF2_PTT_RXD, SCIF2_PTT_RXD_MARK), | ||
1161 | PINMUX_GPIO(GPIO_FN_SCIF2_PTT_SCK, SCIF2_PTT_SCK_MARK), | ||
1162 | PINMUX_GPIO(GPIO_FN_SCIF2_PTU_TXD, SCIF2_PTU_TXD_MARK), | ||
1163 | PINMUX_GPIO(GPIO_FN_SCIF2_PTU_RXD, SCIF2_PTU_RXD_MARK), | ||
1164 | PINMUX_GPIO(GPIO_FN_SCIF2_PTU_SCK, SCIF2_PTU_SCK_MARK), | ||
1165 | |||
1166 | /* SCIF3 */ | ||
1167 | PINMUX_GPIO(GPIO_FN_SCIF3_PTS_TXD, SCIF3_PTS_TXD_MARK), | ||
1168 | PINMUX_GPIO(GPIO_FN_SCIF3_PTS_RXD, SCIF3_PTS_RXD_MARK), | ||
1169 | PINMUX_GPIO(GPIO_FN_SCIF3_PTS_SCK, SCIF3_PTS_SCK_MARK), | ||
1170 | PINMUX_GPIO(GPIO_FN_SCIF3_PTS_RTS, SCIF3_PTS_RTS_MARK), | ||
1171 | PINMUX_GPIO(GPIO_FN_SCIF3_PTS_CTS, SCIF3_PTS_CTS_MARK), | ||
1172 | PINMUX_GPIO(GPIO_FN_SCIF3_PTV_TXD, SCIF3_PTV_TXD_MARK), | ||
1173 | PINMUX_GPIO(GPIO_FN_SCIF3_PTV_RXD, SCIF3_PTV_RXD_MARK), | ||
1174 | PINMUX_GPIO(GPIO_FN_SCIF3_PTV_SCK, SCIF3_PTV_SCK_MARK), | ||
1175 | PINMUX_GPIO(GPIO_FN_SCIF3_PTV_RTS, SCIF3_PTV_RTS_MARK), | ||
1176 | PINMUX_GPIO(GPIO_FN_SCIF3_PTV_CTS, SCIF3_PTV_CTS_MARK), | ||
1177 | |||
1178 | /* SCIF4 */ | ||
1179 | PINMUX_GPIO(GPIO_FN_SCIF4_PTE_TXD, SCIF4_PTE_TXD_MARK), | ||
1180 | PINMUX_GPIO(GPIO_FN_SCIF4_PTE_RXD, SCIF4_PTE_RXD_MARK), | ||
1181 | PINMUX_GPIO(GPIO_FN_SCIF4_PTE_SCK, SCIF4_PTE_SCK_MARK), | ||
1182 | PINMUX_GPIO(GPIO_FN_SCIF4_PTN_TXD, SCIF4_PTN_TXD_MARK), | ||
1183 | PINMUX_GPIO(GPIO_FN_SCIF4_PTN_RXD, SCIF4_PTN_RXD_MARK), | ||
1184 | PINMUX_GPIO(GPIO_FN_SCIF4_PTN_SCK, SCIF4_PTN_SCK_MARK), | ||
1185 | |||
1186 | /* SCIF5 */ | ||
1187 | PINMUX_GPIO(GPIO_FN_SCIF5_PTE_TXD, SCIF5_PTE_TXD_MARK), | ||
1188 | PINMUX_GPIO(GPIO_FN_SCIF5_PTE_RXD, SCIF5_PTE_RXD_MARK), | ||
1189 | PINMUX_GPIO(GPIO_FN_SCIF5_PTE_SCK, SCIF5_PTE_SCK_MARK), | ||
1190 | PINMUX_GPIO(GPIO_FN_SCIF5_PTN_TXD, SCIF5_PTN_TXD_MARK), | ||
1191 | PINMUX_GPIO(GPIO_FN_SCIF5_PTN_RXD, SCIF5_PTN_RXD_MARK), | ||
1192 | PINMUX_GPIO(GPIO_FN_SCIF5_PTN_SCK, SCIF5_PTN_SCK_MARK), | ||
1193 | |||
1194 | /* CEU */ | ||
1195 | PINMUX_GPIO(GPIO_FN_VIO_D15, VIO_D15_MARK), | ||
1196 | PINMUX_GPIO(GPIO_FN_VIO_D14, VIO_D14_MARK), | ||
1197 | PINMUX_GPIO(GPIO_FN_VIO_D13, VIO_D13_MARK), | ||
1198 | PINMUX_GPIO(GPIO_FN_VIO_D12, VIO_D12_MARK), | ||
1199 | PINMUX_GPIO(GPIO_FN_VIO_D11, VIO_D11_MARK), | ||
1200 | PINMUX_GPIO(GPIO_FN_VIO_D10, VIO_D10_MARK), | ||
1201 | PINMUX_GPIO(GPIO_FN_VIO_D9, VIO_D9_MARK), | ||
1202 | PINMUX_GPIO(GPIO_FN_VIO_D8, VIO_D8_MARK), | ||
1203 | PINMUX_GPIO(GPIO_FN_VIO_D7, VIO_D7_MARK), | ||
1204 | PINMUX_GPIO(GPIO_FN_VIO_D6, VIO_D6_MARK), | ||
1205 | PINMUX_GPIO(GPIO_FN_VIO_D5, VIO_D5_MARK), | ||
1206 | PINMUX_GPIO(GPIO_FN_VIO_D4, VIO_D4_MARK), | ||
1207 | PINMUX_GPIO(GPIO_FN_VIO_D3, VIO_D3_MARK), | ||
1208 | PINMUX_GPIO(GPIO_FN_VIO_D2, VIO_D2_MARK), | ||
1209 | PINMUX_GPIO(GPIO_FN_VIO_D1, VIO_D1_MARK), | ||
1210 | PINMUX_GPIO(GPIO_FN_VIO_D0, VIO_D0_MARK), | ||
1211 | PINMUX_GPIO(GPIO_FN_VIO_CLK1, VIO_CLK1_MARK), | ||
1212 | PINMUX_GPIO(GPIO_FN_VIO_VD1, VIO_VD1_MARK), | ||
1213 | PINMUX_GPIO(GPIO_FN_VIO_HD1, VIO_HD1_MARK), | ||
1214 | PINMUX_GPIO(GPIO_FN_VIO_FLD, VIO_FLD_MARK), | ||
1215 | PINMUX_GPIO(GPIO_FN_VIO_CKO, VIO_CKO_MARK), | ||
1216 | PINMUX_GPIO(GPIO_FN_VIO_VD2, VIO_VD2_MARK), | ||
1217 | PINMUX_GPIO(GPIO_FN_VIO_HD2, VIO_HD2_MARK), | ||
1218 | PINMUX_GPIO(GPIO_FN_VIO_CLK2, VIO_CLK2_MARK), | ||
1219 | |||
1220 | /* LCDC */ | ||
1221 | PINMUX_GPIO(GPIO_FN_LCDD23, LCDD23_MARK), | ||
1222 | PINMUX_GPIO(GPIO_FN_LCDD22, LCDD22_MARK), | ||
1223 | PINMUX_GPIO(GPIO_FN_LCDD21, LCDD21_MARK), | ||
1224 | PINMUX_GPIO(GPIO_FN_LCDD20, LCDD20_MARK), | ||
1225 | PINMUX_GPIO(GPIO_FN_LCDD19, LCDD19_MARK), | ||
1226 | PINMUX_GPIO(GPIO_FN_LCDD18, LCDD18_MARK), | ||
1227 | PINMUX_GPIO(GPIO_FN_LCDD17, LCDD17_MARK), | ||
1228 | PINMUX_GPIO(GPIO_FN_LCDD16, LCDD16_MARK), | ||
1229 | PINMUX_GPIO(GPIO_FN_LCDD15, LCDD15_MARK), | ||
1230 | PINMUX_GPIO(GPIO_FN_LCDD14, LCDD14_MARK), | ||
1231 | PINMUX_GPIO(GPIO_FN_LCDD13, LCDD13_MARK), | ||
1232 | PINMUX_GPIO(GPIO_FN_LCDD12, LCDD12_MARK), | ||
1233 | PINMUX_GPIO(GPIO_FN_LCDD11, LCDD11_MARK), | ||
1234 | PINMUX_GPIO(GPIO_FN_LCDD10, LCDD10_MARK), | ||
1235 | PINMUX_GPIO(GPIO_FN_LCDD9, LCDD9_MARK), | ||
1236 | PINMUX_GPIO(GPIO_FN_LCDD8, LCDD8_MARK), | ||
1237 | PINMUX_GPIO(GPIO_FN_LCDD7, LCDD7_MARK), | ||
1238 | PINMUX_GPIO(GPIO_FN_LCDD6, LCDD6_MARK), | ||
1239 | PINMUX_GPIO(GPIO_FN_LCDD5, LCDD5_MARK), | ||
1240 | PINMUX_GPIO(GPIO_FN_LCDD4, LCDD4_MARK), | ||
1241 | PINMUX_GPIO(GPIO_FN_LCDD3, LCDD3_MARK), | ||
1242 | PINMUX_GPIO(GPIO_FN_LCDD2, LCDD2_MARK), | ||
1243 | PINMUX_GPIO(GPIO_FN_LCDD1, LCDD1_MARK), | ||
1244 | PINMUX_GPIO(GPIO_FN_LCDD0, LCDD0_MARK), | ||
1245 | PINMUX_GPIO(GPIO_FN_LCDLCLK_PTR, LCDLCLK_PTR_MARK), | ||
1246 | PINMUX_GPIO(GPIO_FN_LCDLCLK_PTW, LCDLCLK_PTW_MARK), | ||
1247 | /* Main LCD */ | ||
1248 | PINMUX_GPIO(GPIO_FN_LCDDON, LCDDON_MARK), | ||
1249 | PINMUX_GPIO(GPIO_FN_LCDVCPWC, LCDVCPWC_MARK), | ||
1250 | PINMUX_GPIO(GPIO_FN_LCDVEPWC, LCDVEPWC_MARK), | ||
1251 | PINMUX_GPIO(GPIO_FN_LCDVSYN, LCDVSYN_MARK), | ||
1252 | /* Main LCD - RGB Mode */ | ||
1253 | PINMUX_GPIO(GPIO_FN_LCDDCK, LCDDCK_MARK), | ||
1254 | PINMUX_GPIO(GPIO_FN_LCDHSYN, LCDHSYN_MARK), | ||
1255 | PINMUX_GPIO(GPIO_FN_LCDDISP, LCDDISP_MARK), | ||
1256 | /* Main LCD - SYS Mode */ | ||
1257 | PINMUX_GPIO(GPIO_FN_LCDRS, LCDRS_MARK), | ||
1258 | PINMUX_GPIO(GPIO_FN_LCDCS, LCDCS_MARK), | ||
1259 | PINMUX_GPIO(GPIO_FN_LCDWR, LCDWR_MARK), | ||
1260 | PINMUX_GPIO(GPIO_FN_LCDRD, LCDRD_MARK), | ||
1261 | |||
1262 | /* IRQ */ | ||
1263 | PINMUX_GPIO(GPIO_FN_IRQ0, IRQ0_MARK), | ||
1264 | PINMUX_GPIO(GPIO_FN_IRQ1, IRQ1_MARK), | ||
1265 | PINMUX_GPIO(GPIO_FN_IRQ2, IRQ2_MARK), | ||
1266 | PINMUX_GPIO(GPIO_FN_IRQ3, IRQ3_MARK), | ||
1267 | PINMUX_GPIO(GPIO_FN_IRQ4, IRQ4_MARK), | ||
1268 | PINMUX_GPIO(GPIO_FN_IRQ5, IRQ5_MARK), | ||
1269 | PINMUX_GPIO(GPIO_FN_IRQ6, IRQ6_MARK), | ||
1270 | PINMUX_GPIO(GPIO_FN_IRQ7, IRQ7_MARK), | ||
1271 | |||
1272 | /* AUD */ | ||
1273 | PINMUX_GPIO(GPIO_FN_AUDCK, AUDCK_MARK), | ||
1274 | PINMUX_GPIO(GPIO_FN_AUDSYNC, AUDSYNC_MARK), | ||
1275 | PINMUX_GPIO(GPIO_FN_AUDATA3, AUDATA3_MARK), | ||
1276 | PINMUX_GPIO(GPIO_FN_AUDATA2, AUDATA2_MARK), | ||
1277 | PINMUX_GPIO(GPIO_FN_AUDATA1, AUDATA1_MARK), | ||
1278 | PINMUX_GPIO(GPIO_FN_AUDATA0, AUDATA0_MARK), | ||
1279 | |||
1280 | /* SDHI0 (PTD) */ | ||
1281 | PINMUX_GPIO(GPIO_FN_SDHI0CD_PTD, SDHI0CD_PTD_MARK), | ||
1282 | PINMUX_GPIO(GPIO_FN_SDHI0WP_PTD, SDHI0WP_PTD_MARK), | ||
1283 | PINMUX_GPIO(GPIO_FN_SDHI0D3_PTD, SDHI0D3_PTD_MARK), | ||
1284 | PINMUX_GPIO(GPIO_FN_SDHI0D2_PTD, SDHI0D2_PTD_MARK), | ||
1285 | PINMUX_GPIO(GPIO_FN_SDHI0D1_PTD, SDHI0D1_PTD_MARK), | ||
1286 | PINMUX_GPIO(GPIO_FN_SDHI0D0_PTD, SDHI0D0_PTD_MARK), | ||
1287 | PINMUX_GPIO(GPIO_FN_SDHI0CMD_PTD, SDHI0CMD_PTD_MARK), | ||
1288 | PINMUX_GPIO(GPIO_FN_SDHI0CLK_PTD, SDHI0CLK_PTD_MARK), | ||
1289 | |||
1290 | /* SDHI0 (PTS) */ | ||
1291 | PINMUX_GPIO(GPIO_FN_SDHI0CD_PTS, SDHI0CD_PTS_MARK), | ||
1292 | PINMUX_GPIO(GPIO_FN_SDHI0WP_PTS, SDHI0WP_PTS_MARK), | ||
1293 | PINMUX_GPIO(GPIO_FN_SDHI0D3_PTS, SDHI0D3_PTS_MARK), | ||
1294 | PINMUX_GPIO(GPIO_FN_SDHI0D2_PTS, SDHI0D2_PTS_MARK), | ||
1295 | PINMUX_GPIO(GPIO_FN_SDHI0D1_PTS, SDHI0D1_PTS_MARK), | ||
1296 | PINMUX_GPIO(GPIO_FN_SDHI0D0_PTS, SDHI0D0_PTS_MARK), | ||
1297 | PINMUX_GPIO(GPIO_FN_SDHI0CMD_PTS, SDHI0CMD_PTS_MARK), | ||
1298 | PINMUX_GPIO(GPIO_FN_SDHI0CLK_PTS, SDHI0CLK_PTS_MARK), | ||
1299 | |||
1300 | /* SDHI1 */ | ||
1301 | PINMUX_GPIO(GPIO_FN_SDHI1CD, SDHI1CD_MARK), | ||
1302 | PINMUX_GPIO(GPIO_FN_SDHI1WP, SDHI1WP_MARK), | ||
1303 | PINMUX_GPIO(GPIO_FN_SDHI1D3, SDHI1D3_MARK), | ||
1304 | PINMUX_GPIO(GPIO_FN_SDHI1D2, SDHI1D2_MARK), | ||
1305 | PINMUX_GPIO(GPIO_FN_SDHI1D1, SDHI1D1_MARK), | ||
1306 | PINMUX_GPIO(GPIO_FN_SDHI1D0, SDHI1D0_MARK), | ||
1307 | PINMUX_GPIO(GPIO_FN_SDHI1CMD, SDHI1CMD_MARK), | ||
1308 | PINMUX_GPIO(GPIO_FN_SDHI1CLK, SDHI1CLK_MARK), | ||
1309 | |||
1310 | /* SIUA */ | ||
1311 | PINMUX_GPIO(GPIO_FN_SIUAFCK, SIUAFCK_MARK), | ||
1312 | PINMUX_GPIO(GPIO_FN_SIUAILR, SIUAILR_MARK), | ||
1313 | PINMUX_GPIO(GPIO_FN_SIUAIBT, SIUAIBT_MARK), | ||
1314 | PINMUX_GPIO(GPIO_FN_SIUAISLD, SIUAISLD_MARK), | ||
1315 | PINMUX_GPIO(GPIO_FN_SIUAOLR, SIUAOLR_MARK), | ||
1316 | PINMUX_GPIO(GPIO_FN_SIUAOBT, SIUAOBT_MARK), | ||
1317 | PINMUX_GPIO(GPIO_FN_SIUAOSLD, SIUAOSLD_MARK), | ||
1318 | PINMUX_GPIO(GPIO_FN_SIUAMCK, SIUAMCK_MARK), | ||
1319 | PINMUX_GPIO(GPIO_FN_SIUAISPD, SIUAISPD_MARK), | ||
1320 | PINMUX_GPIO(GPIO_FN_SIUOSPD, SIUAOSPD_MARK), | ||
1321 | |||
1322 | /* SIUB */ | ||
1323 | PINMUX_GPIO(GPIO_FN_SIUBFCK, SIUBFCK_MARK), | ||
1324 | PINMUX_GPIO(GPIO_FN_SIUBILR, SIUBILR_MARK), | ||
1325 | PINMUX_GPIO(GPIO_FN_SIUBIBT, SIUBIBT_MARK), | ||
1326 | PINMUX_GPIO(GPIO_FN_SIUBISLD, SIUBISLD_MARK), | ||
1327 | PINMUX_GPIO(GPIO_FN_SIUBOLR, SIUBOLR_MARK), | ||
1328 | PINMUX_GPIO(GPIO_FN_SIUBOBT, SIUBOBT_MARK), | ||
1329 | PINMUX_GPIO(GPIO_FN_SIUBOSLD, SIUBOSLD_MARK), | ||
1330 | PINMUX_GPIO(GPIO_FN_SIUBMCK, SIUBMCK_MARK), | ||
1331 | |||
1332 | /* IRDA */ | ||
1333 | PINMUX_GPIO(GPIO_FN_IRDA_IN, IRDA_IN_MARK), | ||
1334 | PINMUX_GPIO(GPIO_FN_IRDA_OUT, IRDA_OUT_MARK), | ||
1335 | |||
1336 | /* VOU */ | ||
1337 | PINMUX_GPIO(GPIO_FN_DV_CLKI, DV_CLKI_MARK), | ||
1338 | PINMUX_GPIO(GPIO_FN_DV_CLK, DV_CLK_MARK), | ||
1339 | PINMUX_GPIO(GPIO_FN_DV_HSYNC, DV_HSYNC_MARK), | ||
1340 | PINMUX_GPIO(GPIO_FN_DV_VSYNC, DV_VSYNC_MARK), | ||
1341 | PINMUX_GPIO(GPIO_FN_DV_D15, DV_D15_MARK), | ||
1342 | PINMUX_GPIO(GPIO_FN_DV_D14, DV_D14_MARK), | ||
1343 | PINMUX_GPIO(GPIO_FN_DV_D13, DV_D13_MARK), | ||
1344 | PINMUX_GPIO(GPIO_FN_DV_D12, DV_D12_MARK), | ||
1345 | PINMUX_GPIO(GPIO_FN_DV_D11, DV_D11_MARK), | ||
1346 | PINMUX_GPIO(GPIO_FN_DV_D10, DV_D10_MARK), | ||
1347 | PINMUX_GPIO(GPIO_FN_DV_D9, DV_D9_MARK), | ||
1348 | PINMUX_GPIO(GPIO_FN_DV_D8, DV_D8_MARK), | ||
1349 | PINMUX_GPIO(GPIO_FN_DV_D7, DV_D7_MARK), | ||
1350 | PINMUX_GPIO(GPIO_FN_DV_D6, DV_D6_MARK), | ||
1351 | PINMUX_GPIO(GPIO_FN_DV_D5, DV_D5_MARK), | ||
1352 | PINMUX_GPIO(GPIO_FN_DV_D4, DV_D4_MARK), | ||
1353 | PINMUX_GPIO(GPIO_FN_DV_D3, DV_D3_MARK), | ||
1354 | PINMUX_GPIO(GPIO_FN_DV_D2, DV_D2_MARK), | ||
1355 | PINMUX_GPIO(GPIO_FN_DV_D1, DV_D1_MARK), | ||
1356 | PINMUX_GPIO(GPIO_FN_DV_D0, DV_D0_MARK), | ||
1357 | |||
1358 | /* KEYSC */ | ||
1359 | PINMUX_GPIO(GPIO_FN_KEYIN0, KEYIN0_MARK), | ||
1360 | PINMUX_GPIO(GPIO_FN_KEYIN1, KEYIN1_MARK), | ||
1361 | PINMUX_GPIO(GPIO_FN_KEYIN2, KEYIN2_MARK), | ||
1362 | PINMUX_GPIO(GPIO_FN_KEYIN3, KEYIN3_MARK), | ||
1363 | PINMUX_GPIO(GPIO_FN_KEYIN4, KEYIN4_MARK), | ||
1364 | PINMUX_GPIO(GPIO_FN_KEYOUT0, KEYOUT0_MARK), | ||
1365 | PINMUX_GPIO(GPIO_FN_KEYOUT1, KEYOUT1_MARK), | ||
1366 | PINMUX_GPIO(GPIO_FN_KEYOUT2, KEYOUT2_MARK), | ||
1367 | PINMUX_GPIO(GPIO_FN_KEYOUT3, KEYOUT3_MARK), | ||
1368 | PINMUX_GPIO(GPIO_FN_KEYOUT4_IN6, KEYOUT4_IN6_MARK), | ||
1369 | PINMUX_GPIO(GPIO_FN_KEYOUT5_IN5, KEYOUT5_IN5_MARK), | ||
1370 | |||
1371 | /* MSIOF0 (PTF) */ | ||
1372 | PINMUX_GPIO(GPIO_FN_MSIOF0_PTF_TXD, MSIOF0_PTF_TXD_MARK), | ||
1373 | PINMUX_GPIO(GPIO_FN_MSIOF0_PTF_RXD, MSIOF0_PTF_RXD_MARK), | ||
1374 | PINMUX_GPIO(GPIO_FN_MSIOF0_PTF_MCK, MSIOF0_PTF_MCK_MARK), | ||
1375 | PINMUX_GPIO(GPIO_FN_MSIOF0_PTF_TSYNC, MSIOF0_PTF_TSYNC_MARK), | ||
1376 | PINMUX_GPIO(GPIO_FN_MSIOF0_PTF_TSCK, MSIOF0_PTF_TSCK_MARK), | ||
1377 | PINMUX_GPIO(GPIO_FN_MSIOF0_PTF_RSYNC, MSIOF0_PTF_RSYNC_MARK), | ||
1378 | PINMUX_GPIO(GPIO_FN_MSIOF0_PTF_RSCK, MSIOF0_PTF_RSCK_MARK), | ||
1379 | PINMUX_GPIO(GPIO_FN_MSIOF0_PTF_SS1, MSIOF0_PTF_SS1_MARK), | ||
1380 | PINMUX_GPIO(GPIO_FN_MSIOF0_PTF_SS2, MSIOF0_PTF_SS2_MARK), | ||
1381 | |||
1382 | /* MSIOF0 (PTT+PTX) */ | ||
1383 | PINMUX_GPIO(GPIO_FN_MSIOF0_PTT_TXD, MSIOF0_PTT_TXD_MARK), | ||
1384 | PINMUX_GPIO(GPIO_FN_MSIOF0_PTT_RXD, MSIOF0_PTT_RXD_MARK), | ||
1385 | PINMUX_GPIO(GPIO_FN_MSIOF0_PTX_MCK, MSIOF0_PTX_MCK_MARK), | ||
1386 | PINMUX_GPIO(GPIO_FN_MSIOF0_PTT_TSYNC, MSIOF0_PTT_TSYNC_MARK), | ||
1387 | PINMUX_GPIO(GPIO_FN_MSIOF0_PTT_TSCK, MSIOF0_PTT_TSCK_MARK), | ||
1388 | PINMUX_GPIO(GPIO_FN_MSIOF0_PTT_RSYNC, MSIOF0_PTT_RSYNC_MARK), | ||
1389 | PINMUX_GPIO(GPIO_FN_MSIOF0_PTT_RSCK, MSIOF0_PTT_RSCK_MARK), | ||
1390 | PINMUX_GPIO(GPIO_FN_MSIOF0_PTT_SS1, MSIOF0_PTT_SS1_MARK), | ||
1391 | PINMUX_GPIO(GPIO_FN_MSIOF0_PTT_SS2, MSIOF0_PTT_SS2_MARK), | ||
1392 | |||
1393 | /* MSIOF1 */ | ||
1394 | PINMUX_GPIO(GPIO_FN_MSIOF1_TXD, MSIOF1_TXD_MARK), | ||
1395 | PINMUX_GPIO(GPIO_FN_MSIOF1_RXD, MSIOF1_RXD_MARK), | ||
1396 | PINMUX_GPIO(GPIO_FN_MSIOF1_MCK, MSIOF1_MCK_MARK), | ||
1397 | PINMUX_GPIO(GPIO_FN_MSIOF1_TSYNC, MSIOF1_TSYNC_MARK), | ||
1398 | PINMUX_GPIO(GPIO_FN_MSIOF1_TSCK, MSIOF1_TSCK_MARK), | ||
1399 | PINMUX_GPIO(GPIO_FN_MSIOF1_RSYNC, MSIOF1_RSYNC_MARK), | ||
1400 | PINMUX_GPIO(GPIO_FN_MSIOF1_RSCK, MSIOF1_RSCK_MARK), | ||
1401 | PINMUX_GPIO(GPIO_FN_MSIOF1_SS1, MSIOF1_SS1_MARK), | ||
1402 | PINMUX_GPIO(GPIO_FN_MSIOF1_SS2, MSIOF1_SS2_MARK), | ||
1403 | |||
1404 | /* TSIF */ | ||
1405 | PINMUX_GPIO(GPIO_FN_TS0_SDAT, TS0_SDAT_MARK), | ||
1406 | PINMUX_GPIO(GPIO_FN_TS0_SCK, TS0_SCK_MARK), | ||
1407 | PINMUX_GPIO(GPIO_FN_TS0_SDEN, TS0_SDEN_MARK), | ||
1408 | PINMUX_GPIO(GPIO_FN_TS0_SPSYNC, TS0_SPSYNC_MARK), | ||
1409 | |||
1410 | /* FLCTL */ | ||
1411 | PINMUX_GPIO(GPIO_FN_FCE, FCE_MARK), | ||
1412 | PINMUX_GPIO(GPIO_FN_NAF7, NAF7_MARK), | ||
1413 | PINMUX_GPIO(GPIO_FN_NAF6, NAF6_MARK), | ||
1414 | PINMUX_GPIO(GPIO_FN_NAF5, NAF5_MARK), | ||
1415 | PINMUX_GPIO(GPIO_FN_NAF4, NAF4_MARK), | ||
1416 | PINMUX_GPIO(GPIO_FN_NAF3, NAF3_MARK), | ||
1417 | PINMUX_GPIO(GPIO_FN_NAF2, NAF2_MARK), | ||
1418 | PINMUX_GPIO(GPIO_FN_NAF1, NAF1_MARK), | ||
1419 | PINMUX_GPIO(GPIO_FN_NAF0, NAF0_MARK), | ||
1420 | PINMUX_GPIO(GPIO_FN_FCDE, FCDE_MARK), | ||
1421 | PINMUX_GPIO(GPIO_FN_FOE, FOE_MARK), | ||
1422 | PINMUX_GPIO(GPIO_FN_FSC, FSC_MARK), | ||
1423 | PINMUX_GPIO(GPIO_FN_FWE, FWE_MARK), | ||
1424 | PINMUX_GPIO(GPIO_FN_FRB, FRB_MARK), | ||
1425 | |||
1426 | /* DMAC */ | ||
1427 | PINMUX_GPIO(GPIO_FN_DACK1, DACK1_MARK), | ||
1428 | PINMUX_GPIO(GPIO_FN_DREQ1, DREQ1_MARK), | ||
1429 | PINMUX_GPIO(GPIO_FN_DACK0, DACK0_MARK), | ||
1430 | PINMUX_GPIO(GPIO_FN_DREQ0, DREQ0_MARK), | ||
1431 | |||
1432 | /* ADC */ | ||
1433 | PINMUX_GPIO(GPIO_FN_AN3, AN3_MARK), | ||
1434 | PINMUX_GPIO(GPIO_FN_AN2, AN2_MARK), | ||
1435 | PINMUX_GPIO(GPIO_FN_AN1, AN1_MARK), | ||
1436 | PINMUX_GPIO(GPIO_FN_AN0, AN0_MARK), | ||
1437 | PINMUX_GPIO(GPIO_FN_ADTRG, ADTRG_MARK), | ||
1438 | |||
1439 | /* CPG */ | ||
1440 | PINMUX_GPIO(GPIO_FN_STATUS0, STATUS0_MARK), | ||
1441 | PINMUX_GPIO(GPIO_FN_PDSTATUS, PDSTATUS_MARK), | ||
1442 | |||
1443 | /* TPU */ | ||
1444 | PINMUX_GPIO(GPIO_FN_TPUTO0, TPUTO0_MARK), | ||
1445 | PINMUX_GPIO(GPIO_FN_TPUTO1, TPUTO1_MARK), | ||
1446 | PINMUX_GPIO(GPIO_FN_TPUTO2, TPUTO2_MARK), | ||
1447 | PINMUX_GPIO(GPIO_FN_TPUTO3, TPUTO3_MARK), | ||
1448 | |||
1449 | /* BSC */ | ||
1450 | PINMUX_GPIO(GPIO_FN_D31, D31_MARK), | ||
1451 | PINMUX_GPIO(GPIO_FN_D30, D30_MARK), | ||
1452 | PINMUX_GPIO(GPIO_FN_D29, D29_MARK), | ||
1453 | PINMUX_GPIO(GPIO_FN_D28, D28_MARK), | ||
1454 | PINMUX_GPIO(GPIO_FN_D27, D27_MARK), | ||
1455 | PINMUX_GPIO(GPIO_FN_D26, D26_MARK), | ||
1456 | PINMUX_GPIO(GPIO_FN_D25, D25_MARK), | ||
1457 | PINMUX_GPIO(GPIO_FN_D24, D24_MARK), | ||
1458 | PINMUX_GPIO(GPIO_FN_D23, D23_MARK), | ||
1459 | PINMUX_GPIO(GPIO_FN_D22, D22_MARK), | ||
1460 | PINMUX_GPIO(GPIO_FN_D21, D21_MARK), | ||
1461 | PINMUX_GPIO(GPIO_FN_D20, D20_MARK), | ||
1462 | PINMUX_GPIO(GPIO_FN_D19, D19_MARK), | ||
1463 | PINMUX_GPIO(GPIO_FN_D18, D18_MARK), | ||
1464 | PINMUX_GPIO(GPIO_FN_D17, D17_MARK), | ||
1465 | PINMUX_GPIO(GPIO_FN_D16, D16_MARK), | ||
1466 | PINMUX_GPIO(GPIO_FN_IOIS16, IOIS16_MARK), | ||
1467 | PINMUX_GPIO(GPIO_FN_WAIT, WAIT_MARK), | ||
1468 | PINMUX_GPIO(GPIO_FN_BS, BS_MARK), | ||
1469 | PINMUX_GPIO(GPIO_FN_A25, A25_MARK), | ||
1470 | PINMUX_GPIO(GPIO_FN_A24, A24_MARK), | ||
1471 | PINMUX_GPIO(GPIO_FN_A23, A23_MARK), | ||
1472 | PINMUX_GPIO(GPIO_FN_A22, A22_MARK), | ||
1473 | PINMUX_GPIO(GPIO_FN_CS6B_CE1B, CS6B_CE1B_MARK), | ||
1474 | PINMUX_GPIO(GPIO_FN_CS6A_CE2B, CS6A_CE2B_MARK), | ||
1475 | PINMUX_GPIO(GPIO_FN_CS5B_CE1A, CS5B_CE1A_MARK), | ||
1476 | PINMUX_GPIO(GPIO_FN_CS5A_CE2A, CS5A_CE2A_MARK), | ||
1477 | PINMUX_GPIO(GPIO_FN_WE3_ICIOWR, WE3_ICIOWR_MARK), | ||
1478 | PINMUX_GPIO(GPIO_FN_WE2_ICIORD, WE2_ICIORD_MARK), | ||
1479 | |||
1480 | /* ATAPI */ | ||
1481 | PINMUX_GPIO(GPIO_FN_IDED15, IDED15_MARK), | ||
1482 | PINMUX_GPIO(GPIO_FN_IDED14, IDED14_MARK), | ||
1483 | PINMUX_GPIO(GPIO_FN_IDED13, IDED13_MARK), | ||
1484 | PINMUX_GPIO(GPIO_FN_IDED12, IDED12_MARK), | ||
1485 | PINMUX_GPIO(GPIO_FN_IDED11, IDED11_MARK), | ||
1486 | PINMUX_GPIO(GPIO_FN_IDED10, IDED10_MARK), | ||
1487 | PINMUX_GPIO(GPIO_FN_IDED9, IDED9_MARK), | ||
1488 | PINMUX_GPIO(GPIO_FN_IDED8, IDED8_MARK), | ||
1489 | PINMUX_GPIO(GPIO_FN_IDED7, IDED7_MARK), | ||
1490 | PINMUX_GPIO(GPIO_FN_IDED6, IDED6_MARK), | ||
1491 | PINMUX_GPIO(GPIO_FN_IDED5, IDED5_MARK), | ||
1492 | PINMUX_GPIO(GPIO_FN_IDED4, IDED4_MARK), | ||
1493 | PINMUX_GPIO(GPIO_FN_IDED3, IDED3_MARK), | ||
1494 | PINMUX_GPIO(GPIO_FN_IDED2, IDED2_MARK), | ||
1495 | PINMUX_GPIO(GPIO_FN_IDED1, IDED1_MARK), | ||
1496 | PINMUX_GPIO(GPIO_FN_IDED0, IDED0_MARK), | ||
1497 | PINMUX_GPIO(GPIO_FN_DIRECTION, DIRECTION_MARK), | ||
1498 | PINMUX_GPIO(GPIO_FN_EXBUF_ENB, EXBUF_ENB_MARK), | ||
1499 | PINMUX_GPIO(GPIO_FN_IDERST, IDERST_MARK), | ||
1500 | PINMUX_GPIO(GPIO_FN_IODACK, IODACK_MARK), | ||
1501 | PINMUX_GPIO(GPIO_FN_IODREQ, IODREQ_MARK), | ||
1502 | PINMUX_GPIO(GPIO_FN_IDEIORDY, IDEIORDY_MARK), | ||
1503 | PINMUX_GPIO(GPIO_FN_IDEINT, IDEINT_MARK), | ||
1504 | PINMUX_GPIO(GPIO_FN_IDEIOWR, IDEIOWR_MARK), | ||
1505 | PINMUX_GPIO(GPIO_FN_IDEIORD, IDEIORD_MARK), | ||
1506 | PINMUX_GPIO(GPIO_FN_IDECS1, IDECS1_MARK), | ||
1507 | PINMUX_GPIO(GPIO_FN_IDECS0, IDECS0_MARK), | ||
1508 | PINMUX_GPIO(GPIO_FN_IDEA2, IDEA2_MARK), | ||
1509 | PINMUX_GPIO(GPIO_FN_IDEA1, IDEA1_MARK), | ||
1510 | PINMUX_GPIO(GPIO_FN_IDEA0, IDEA0_MARK), | ||
1511 | }; | ||
1512 | |||
1513 | static struct pinmux_cfg_reg pinmux_config_regs[] = { | ||
1514 | { PINMUX_CFG_REG("PACR", 0xa4050100, 16, 2) { | ||
1515 | PTA7_FN, PTA7_OUT, 0, PTA7_IN, | ||
1516 | PTA6_FN, PTA6_OUT, 0, PTA6_IN, | ||
1517 | PTA5_FN, PTA5_OUT, 0, PTA5_IN, | ||
1518 | PTA4_FN, PTA4_OUT, PTA4_IN_PU, PTA4_IN, | ||
1519 | PTA3_FN, PTA3_OUT, PTA3_IN_PU, PTA3_IN, | ||
1520 | PTA2_FN, PTA2_OUT, PTA2_IN_PU, PTA2_IN, | ||
1521 | PTA1_FN, PTA1_OUT, PTA1_IN_PU, PTA1_IN, | ||
1522 | PTA0_FN, PTA0_OUT, PTA0_IN_PU, PTA0_IN } | ||
1523 | }, | ||
1524 | { PINMUX_CFG_REG("PBCR", 0xa4050102, 16, 2) { | ||
1525 | PTB7_FN, PTB7_OUT, 0, PTB7_IN, | ||
1526 | PTB6_FN, PTB6_OUT, 0, PTB6_IN, | ||
1527 | PTB5_FN, PTB5_OUT, 0, PTB5_IN, | ||
1528 | PTB4_FN, PTB4_OUT, 0, PTB4_IN, | ||
1529 | PTB3_FN, PTB3_OUT, 0, PTB3_IN, | ||
1530 | PTB2_FN, PTB2_OUT, PTB2_IN_PU, PTB2_IN, | ||
1531 | PTB1_FN, PTB1_OUT, PTB1_IN_PU, PTB1_IN, | ||
1532 | PTB0_FN, PTB0_OUT, 0, PTB0_IN } | ||
1533 | }, | ||
1534 | { PINMUX_CFG_REG("PCCR", 0xa4050104, 16, 2) { | ||
1535 | PTC7_FN, PTC7_OUT, 0, PTC7_IN, | ||
1536 | PTC6_FN, PTC6_OUT, 0, PTC6_IN, | ||
1537 | PTC5_FN, PTC5_OUT, 0, PTC5_IN, | ||
1538 | PTC4_FN, PTC4_OUT, 0, PTC4_IN, | ||
1539 | PTC3_FN, PTC3_OUT, 0, PTC3_IN, | ||
1540 | PTC2_FN, PTC2_OUT, 0, PTC2_IN, | ||
1541 | PTC1_FN, PTC1_OUT, 0, PTC1_IN, | ||
1542 | PTC0_FN, PTC0_OUT, 0, PTC0_IN } | ||
1543 | }, | ||
1544 | { PINMUX_CFG_REG("PDCR", 0xa4050106, 16, 2) { | ||
1545 | PTD7_FN, PTD7_OUT, 0, PTD7_IN, | ||
1546 | PTD6_FN, PTD6_OUT, 0, PTD6_IN, | ||
1547 | PTD5_FN, PTD5_OUT, 0, PTD5_IN, | ||
1548 | PTD4_FN, PTD4_OUT, 0, PTD4_IN, | ||
1549 | PTD3_FN, PTD3_OUT, 0, PTD3_IN, | ||
1550 | PTD2_FN, PTD2_OUT, 0, PTD2_IN, | ||
1551 | PTD1_FN, PTD1_OUT, 0, PTD1_IN, | ||
1552 | PTD0_FN, PTD0_OUT, 0, PTD0_IN } | ||
1553 | }, | ||
1554 | { PINMUX_CFG_REG("PECR", 0xa4050108, 16, 2) { | ||
1555 | 0, 0, 0, 0, | ||
1556 | 0, 0, 0, 0, | ||
1557 | PTE5_FN, PTE5_OUT, 0, PTE5_IN, | ||
1558 | PTE4_FN, PTE4_OUT, 0, PTE4_IN, | ||
1559 | PTE3_FN, PTE3_OUT, 0, PTE3_IN, | ||
1560 | PTE2_FN, PTE2_OUT, 0, PTE2_IN, | ||
1561 | PTE1_FN, PTE1_OUT, 0, PTE1_IN, | ||
1562 | PTE0_FN, PTE0_OUT, 0, PTE0_IN } | ||
1563 | }, | ||
1564 | { PINMUX_CFG_REG("PFCR", 0xa405010a, 16, 2) { | ||
1565 | PTF7_FN, PTF7_OUT, 0, PTF7_IN, | ||
1566 | PTF6_FN, PTF6_OUT, 0, PTF6_IN, | ||
1567 | PTF5_FN, PTF5_OUT, 0, PTF5_IN, | ||
1568 | PTF4_FN, PTF4_OUT, 0, PTF4_IN, | ||
1569 | PTF3_FN, PTF3_OUT, 0, PTF3_IN, | ||
1570 | PTF2_FN, PTF2_OUT, 0, PTF2_IN, | ||
1571 | PTF1_FN, PTF1_OUT, 0, PTF1_IN, | ||
1572 | PTF0_FN, PTF0_OUT, 0, PTF0_IN } | ||
1573 | }, | ||
1574 | { PINMUX_CFG_REG("PGCR", 0xa405010c, 16, 2) { | ||
1575 | 0, 0, 0, 0, | ||
1576 | 0, 0, 0, 0, | ||
1577 | PTG5_FN, PTG5_OUT, 0, 0, | ||
1578 | PTG4_FN, PTG4_OUT, 0, 0, | ||
1579 | PTG3_FN, PTG3_OUT, 0, 0, | ||
1580 | PTG2_FN, PTG2_OUT, 0, 0, | ||
1581 | PTG1_FN, PTG1_OUT, 0, 0, | ||
1582 | PTG0_FN, PTG0_OUT, 0, 0 } | ||
1583 | }, | ||
1584 | { PINMUX_CFG_REG("PHCR", 0xa405010e, 16, 2) { | ||
1585 | PTH7_FN, PTH7_OUT, 0, PTH7_IN, | ||
1586 | PTH6_FN, PTH6_OUT, 0, PTH6_IN, | ||
1587 | PTH5_FN, PTH5_OUT, 0, PTH5_IN, | ||
1588 | PTH4_FN, PTH4_OUT, 0, PTH4_IN, | ||
1589 | PTH3_FN, PTH3_OUT, 0, PTH3_IN, | ||
1590 | PTH2_FN, PTH2_OUT, 0, PTH2_IN, | ||
1591 | PTH1_FN, PTH1_OUT, 0, PTH1_IN, | ||
1592 | PTH0_FN, PTH0_OUT, 0, PTH0_IN } | ||
1593 | }, | ||
1594 | { PINMUX_CFG_REG("PJCR", 0xa4050110, 16, 2) { | ||
1595 | PTJ7_FN, PTJ7_OUT, 0, 0, | ||
1596 | 0, 0, 0, 0, | ||
1597 | PTJ5_FN, PTJ5_OUT, 0, 0, | ||
1598 | 0, 0, 0, 0, | ||
1599 | PTJ3_FN, PTJ3_OUT, 0, PTJ3_IN, | ||
1600 | PTJ2_FN, PTJ2_OUT, 0, PTJ2_IN, | ||
1601 | PTJ1_FN, PTJ1_OUT, 0, PTJ1_IN, | ||
1602 | PTJ0_FN, PTJ0_OUT, 0, PTJ0_IN } | ||
1603 | }, | ||
1604 | { PINMUX_CFG_REG("PKCR", 0xa4050112, 16, 2) { | ||
1605 | PTK7_FN, PTK7_OUT, 0, PTK7_IN, | ||
1606 | PTK6_FN, PTK6_OUT, 0, PTK6_IN, | ||
1607 | PTK5_FN, PTK5_OUT, 0, PTK5_IN, | ||
1608 | PTK4_FN, PTK4_OUT, 0, PTK4_IN, | ||
1609 | PTK3_FN, PTK3_OUT, 0, PTK3_IN, | ||
1610 | PTK2_FN, PTK2_OUT, 0, PTK2_IN, | ||
1611 | PTK1_FN, PTK1_OUT, 0, PTK1_IN, | ||
1612 | PTK0_FN, PTK0_OUT, 0, PTK0_IN } | ||
1613 | }, | ||
1614 | { PINMUX_CFG_REG("PLCR", 0xa4050114, 16, 2) { | ||
1615 | PTL7_FN, PTL7_OUT, 0, PTL7_IN, | ||
1616 | PTL6_FN, PTL6_OUT, 0, PTL6_IN, | ||
1617 | PTL5_FN, PTL5_OUT, 0, PTL5_IN, | ||
1618 | PTL4_FN, PTL4_OUT, 0, PTL4_IN, | ||
1619 | PTL3_FN, PTL3_OUT, 0, PTL3_IN, | ||
1620 | PTL2_FN, PTL2_OUT, 0, PTL2_IN, | ||
1621 | PTL1_FN, PTL1_OUT, 0, PTL1_IN, | ||
1622 | PTL0_FN, PTL0_OUT, 0, PTL0_IN } | ||
1623 | }, | ||
1624 | { PINMUX_CFG_REG("PMCR", 0xa4050116, 16, 2) { | ||
1625 | PTM7_FN, PTM7_OUT, 0, PTM7_IN, | ||
1626 | PTM6_FN, PTM6_OUT, 0, PTM6_IN, | ||
1627 | PTM5_FN, PTM5_OUT, 0, PTM5_IN, | ||
1628 | PTM4_FN, PTM4_OUT, 0, PTM4_IN, | ||
1629 | PTM3_FN, PTM3_OUT, 0, PTM3_IN, | ||
1630 | PTM2_FN, PTM2_OUT, 0, PTM2_IN, | ||
1631 | PTM1_FN, PTM1_OUT, 0, PTM1_IN, | ||
1632 | PTM0_FN, PTM0_OUT, 0, PTM0_IN } | ||
1633 | }, | ||
1634 | { PINMUX_CFG_REG("PNCR", 0xa4050118, 16, 2) { | ||
1635 | PTN7_FN, PTN7_OUT, 0, PTN7_IN, | ||
1636 | PTN6_FN, PTN6_OUT, 0, PTN6_IN, | ||
1637 | PTN5_FN, PTN5_OUT, 0, PTN5_IN, | ||
1638 | PTN4_FN, PTN4_OUT, 0, PTN4_IN, | ||
1639 | PTN3_FN, PTN3_OUT, 0, PTN3_IN, | ||
1640 | PTN2_FN, PTN2_OUT, 0, PTN2_IN, | ||
1641 | PTN1_FN, PTN1_OUT, 0, PTN1_IN, | ||
1642 | PTN0_FN, PTN0_OUT, 0, PTN0_IN } | ||
1643 | }, | ||
1644 | { PINMUX_CFG_REG("PQCR", 0xa405011a, 16, 2) { | ||
1645 | 0, 0, 0, 0, | ||
1646 | 0, 0, 0, 0, | ||
1647 | 0, 0, 0, 0, | ||
1648 | 0, 0, 0, 0, | ||
1649 | PTQ3_FN, 0, 0, PTQ3_IN, | ||
1650 | PTQ2_FN, 0, 0, PTQ2_IN, | ||
1651 | PTQ1_FN, 0, 0, PTQ1_IN, | ||
1652 | PTQ0_FN, 0, 0, PTQ0_IN } | ||
1653 | }, | ||
1654 | { PINMUX_CFG_REG("PRCR", 0xa405011c, 16, 2) { | ||
1655 | PTR7_FN, PTR7_OUT, 0, PTR7_IN, | ||
1656 | PTR6_FN, PTR6_OUT, 0, PTR6_IN, | ||
1657 | PTR5_FN, PTR5_OUT, 0, PTR5_IN, | ||
1658 | PTR4_FN, PTR4_OUT, 0, PTR4_IN, | ||
1659 | PTR3_FN, 0, 0, PTR3_IN, | ||
1660 | PTR2_FN, 0, PTR2_IN_PU, PTR2_IN, | ||
1661 | PTR1_FN, PTR1_OUT, 0, PTR1_IN, | ||
1662 | PTR0_FN, PTR0_OUT, 0, PTR0_IN } | ||
1663 | }, | ||
1664 | { PINMUX_CFG_REG("PSCR", 0xa405011e, 16, 2) { | ||
1665 | PTS7_FN, PTS7_OUT, 0, PTS7_IN, | ||
1666 | PTS6_FN, PTS6_OUT, 0, PTS6_IN, | ||
1667 | PTS5_FN, PTS5_OUT, 0, PTS5_IN, | ||
1668 | PTS4_FN, PTS4_OUT, 0, PTS4_IN, | ||
1669 | PTS3_FN, PTS3_OUT, 0, PTS3_IN, | ||
1670 | PTS2_FN, PTS2_OUT, 0, PTS2_IN, | ||
1671 | PTS1_FN, PTS1_OUT, 0, PTS1_IN, | ||
1672 | PTS0_FN, PTS0_OUT, 0, PTS0_IN } | ||
1673 | }, | ||
1674 | { PINMUX_CFG_REG("PTCR", 0xa4050140, 16, 2) { | ||
1675 | 0, 0, 0, 0, | ||
1676 | 0, 0, 0, 0, | ||
1677 | PTT5_FN, PTT5_OUT, 0, PTT5_IN, | ||
1678 | PTT4_FN, PTT4_OUT, 0, PTT4_IN, | ||
1679 | PTT3_FN, PTT3_OUT, 0, PTT3_IN, | ||
1680 | PTT2_FN, PTT2_OUT, 0, PTT2_IN, | ||
1681 | PTT1_FN, PTT1_OUT, 0, PTT1_IN, | ||
1682 | PTT0_FN, PTT0_OUT, 0, PTT0_IN } | ||
1683 | }, | ||
1684 | { PINMUX_CFG_REG("PUCR", 0xa4050142, 16, 2) { | ||
1685 | 0, 0, 0, 0, | ||
1686 | 0, 0, 0, 0, | ||
1687 | PTU5_FN, PTU5_OUT, 0, PTU5_IN, | ||
1688 | PTU4_FN, PTU4_OUT, 0, PTU4_IN, | ||
1689 | PTU3_FN, PTU3_OUT, 0, PTU3_IN, | ||
1690 | PTU2_FN, PTU2_OUT, 0, PTU2_IN, | ||
1691 | PTU1_FN, PTU1_OUT, 0, PTU1_IN, | ||
1692 | PTU0_FN, PTU0_OUT, 0, PTU0_IN } | ||
1693 | }, | ||
1694 | { PINMUX_CFG_REG("PVCR", 0xa4050144, 16, 2) { | ||
1695 | PTV7_FN, PTV7_OUT, 0, PTV7_IN, | ||
1696 | PTV6_FN, PTV6_OUT, 0, PTV6_IN, | ||
1697 | PTV5_FN, PTV5_OUT, 0, PTV5_IN, | ||
1698 | PTV4_FN, PTV4_OUT, 0, PTV4_IN, | ||
1699 | PTV3_FN, PTV3_OUT, 0, PTV3_IN, | ||
1700 | PTV2_FN, PTV2_OUT, 0, PTV2_IN, | ||
1701 | PTV1_FN, PTV1_OUT, 0, PTV1_IN, | ||
1702 | PTV0_FN, PTV0_OUT, 0, PTV0_IN } | ||
1703 | }, | ||
1704 | { PINMUX_CFG_REG("PWCR", 0xa4050146, 16, 2) { | ||
1705 | PTW7_FN, PTW7_OUT, 0, PTW7_IN, | ||
1706 | PTW6_FN, PTW6_OUT, 0, PTW6_IN, | ||
1707 | PTW5_FN, PTW5_OUT, 0, PTW5_IN, | ||
1708 | PTW4_FN, PTW4_OUT, 0, PTW4_IN, | ||
1709 | PTW3_FN, PTW3_OUT, 0, PTW3_IN, | ||
1710 | PTW2_FN, PTW2_OUT, 0, PTW2_IN, | ||
1711 | PTW1_FN, PTW1_OUT, 0, PTW1_IN, | ||
1712 | PTW0_FN, PTW0_OUT, 0, PTW0_IN } | ||
1713 | }, | ||
1714 | { PINMUX_CFG_REG("PXCR", 0xa4050148, 16, 2) { | ||
1715 | PTX7_FN, PTX7_OUT, 0, PTX7_IN, | ||
1716 | PTX6_FN, PTX6_OUT, 0, PTX6_IN, | ||
1717 | PTX5_FN, PTX5_OUT, 0, PTX5_IN, | ||
1718 | PTX4_FN, PTX4_OUT, 0, PTX4_IN, | ||
1719 | PTX3_FN, PTX3_OUT, 0, PTX3_IN, | ||
1720 | PTX2_FN, PTX2_OUT, 0, PTX2_IN, | ||
1721 | PTX1_FN, PTX1_OUT, 0, PTX1_IN, | ||
1722 | PTX0_FN, PTX0_OUT, 0, PTX0_IN } | ||
1723 | }, | ||
1724 | { PINMUX_CFG_REG("PYCR", 0xa405014a, 16, 2) { | ||
1725 | PTY7_FN, PTY7_OUT, 0, PTY7_IN, | ||
1726 | PTY6_FN, PTY6_OUT, 0, PTY6_IN, | ||
1727 | PTY5_FN, PTY5_OUT, 0, PTY5_IN, | ||
1728 | PTY4_FN, PTY4_OUT, 0, PTY4_IN, | ||
1729 | PTY3_FN, PTY3_OUT, 0, PTY3_IN, | ||
1730 | PTY2_FN, PTY2_OUT, 0, PTY2_IN, | ||
1731 | PTY1_FN, PTY1_OUT, 0, PTY1_IN, | ||
1732 | PTY0_FN, PTY0_OUT, 0, PTY0_IN } | ||
1733 | }, | ||
1734 | { PINMUX_CFG_REG("PZCR", 0xa405014c, 16, 2) { | ||
1735 | PTZ7_FN, PTZ7_OUT, 0, PTZ7_IN, | ||
1736 | PTZ6_FN, PTZ6_OUT, 0, PTZ6_IN, | ||
1737 | PTZ5_FN, PTZ5_OUT, 0, PTZ5_IN, | ||
1738 | PTZ4_FN, PTZ4_OUT, 0, PTZ4_IN, | ||
1739 | PTZ3_FN, PTZ3_OUT, 0, PTZ3_IN, | ||
1740 | PTZ2_FN, PTZ2_OUT, 0, PTZ2_IN, | ||
1741 | PTZ1_FN, PTZ1_OUT, 0, PTZ1_IN, | ||
1742 | PTZ0_FN, PTZ0_OUT, 0, PTZ0_IN } | ||
1743 | }, | ||
1744 | { PINMUX_CFG_REG("PSELA", 0xa405014e, 16, 2) { | ||
1745 | PSA15_PSA14_FN1, PSA15_PSA14_FN2, 0, 0, | ||
1746 | PSA13_PSA12_FN1, PSA13_PSA12_FN2, 0, 0, | ||
1747 | PSA11_PSA10_FN1, PSA11_PSA10_FN2, 0, 0, | ||
1748 | 0, 0, 0, 0, | ||
1749 | 0, 0, 0, 0, | ||
1750 | PSA5_PSA4_FN1, PSA5_PSA4_FN2, PSA5_PSA4_FN3, 0, | ||
1751 | PSA3_PSA2_FN1, PSA3_PSA2_FN2, 0, 0, | ||
1752 | 0, 0, 0, 0 } | ||
1753 | }, | ||
1754 | { PINMUX_CFG_REG("PSELB", 0xa4050150, 16, 2) { | ||
1755 | PSB15_PSB14_FN1, PSB15_PSB14_FN2, 0, 0, | ||
1756 | PSB13_PSB12_LCDC_RGB, PSB13_PSB12_LCDC_SYS, 0, 0, | ||
1757 | 0, 0, 0, 0, | ||
1758 | PSB9_PSB8_FN1, PSB9_PSB8_FN2, PSB9_PSB8_FN3, 0, | ||
1759 | PSB7_PSB6_FN1, PSB7_PSB6_FN2, 0, 0, | ||
1760 | PSB5_PSB4_FN1, PSB5_PSB4_FN2, 0, 0, | ||
1761 | PSB3_PSB2_FN1, PSB3_PSB2_FN2, 0, 0, | ||
1762 | 0, 0, 0, 0 } | ||
1763 | }, | ||
1764 | { PINMUX_CFG_REG("PSELC", 0xa4050152, 16, 2) { | ||
1765 | PSC15_PSC14_FN1, PSC15_PSC14_FN2, 0, 0, | ||
1766 | PSC13_PSC12_FN1, PSC13_PSC12_FN2, 0, 0, | ||
1767 | PSC11_PSC10_FN1, PSC11_PSC10_FN2, PSC11_PSC10_FN3, 0, | ||
1768 | PSC9_PSC8_FN1, PSC9_PSC8_FN2, 0, 0, | ||
1769 | PSC7_PSC6_FN1, PSC7_PSC6_FN2, PSC7_PSC6_FN3, 0, | ||
1770 | 0, 0, 0, 0, | ||
1771 | 0, 0, 0, 0, | ||
1772 | 0, 0, 0, 0 } | ||
1773 | }, | ||
1774 | { PINMUX_CFG_REG("PSELD", 0xa4050154, 16, 2) { | ||
1775 | PSD15_PSD14_FN1, PSD15_PSD14_FN2, 0, 0, | ||
1776 | PSD13_PSD12_FN1, PSD13_PSD12_FN2, 0, 0, | ||
1777 | PSD11_PSD10_FN1, PSD11_PSD10_FN2, PSD11_PSD10_FN3, 0, | ||
1778 | PSD9_PSD8_FN1, PSD9_PSD8_FN2, 0, 0, | ||
1779 | PSD7_PSD6_FN1, PSD7_PSD6_FN2, 0, 0, | ||
1780 | PSD5_PSD4_FN1, PSD5_PSD4_FN2, 0, 0, | ||
1781 | PSD3_PSD2_FN1, PSD3_PSD2_FN2, 0, 0, | ||
1782 | PSD1_PSD0_FN1, PSD1_PSD0_FN2, 0, 0 } | ||
1783 | }, | ||
1784 | {} | ||
1785 | }; | ||
1786 | |||
1787 | static struct pinmux_data_reg pinmux_data_regs[] = { | ||
1788 | { PINMUX_DATA_REG("PADR", 0xa4050120, 8) { | ||
1789 | PTA7_DATA, PTA6_DATA, PTA5_DATA, PTA4_DATA, | ||
1790 | PTA3_DATA, PTA2_DATA, PTA1_DATA, PTA0_DATA } | ||
1791 | }, | ||
1792 | { PINMUX_DATA_REG("PBDR", 0xa4050122, 8) { | ||
1793 | PTB7_DATA, PTB6_DATA, PTB5_DATA, PTB4_DATA, | ||
1794 | PTB3_DATA, PTB2_DATA, PTB1_DATA, PTB0_DATA } | ||
1795 | }, | ||
1796 | { PINMUX_DATA_REG("PCDR", 0xa4050124, 8) { | ||
1797 | PTC7_DATA, PTC6_DATA, PTC5_DATA, PTC4_DATA, | ||
1798 | PTC3_DATA, PTC2_DATA, PTC1_DATA, PTC0_DATA } | ||
1799 | }, | ||
1800 | { PINMUX_DATA_REG("PDDR", 0xa4050126, 8) { | ||
1801 | PTD7_DATA, PTD6_DATA, PTD5_DATA, PTD4_DATA, | ||
1802 | PTD3_DATA, PTD2_DATA, PTD1_DATA, PTD0_DATA } | ||
1803 | }, | ||
1804 | { PINMUX_DATA_REG("PEDR", 0xa4050128, 8) { | ||
1805 | 0, 0, PTE5_DATA, PTE4_DATA, | ||
1806 | PTE3_DATA, PTE2_DATA, PTE1_DATA, PTE0_DATA } | ||
1807 | }, | ||
1808 | { PINMUX_DATA_REG("PFDR", 0xa405012a, 8) { | ||
1809 | PTF7_DATA, PTF6_DATA, PTF5_DATA, PTF4_DATA, | ||
1810 | PTF3_DATA, PTF2_DATA, PTF1_DATA, PTF0_DATA } | ||
1811 | }, | ||
1812 | { PINMUX_DATA_REG("PGDR", 0xa405012c, 8) { | ||
1813 | 0, 0, PTG5_DATA, PTG4_DATA, | ||
1814 | PTG3_DATA, PTG2_DATA, PTG1_DATA, PTG0_DATA } | ||
1815 | }, | ||
1816 | { PINMUX_DATA_REG("PHDR", 0xa405012e, 8) { | ||
1817 | PTH7_DATA, PTH6_DATA, PTH5_DATA, PTH4_DATA, | ||
1818 | PTH3_DATA, PTH2_DATA, PTH1_DATA, PTH0_DATA } | ||
1819 | }, | ||
1820 | { PINMUX_DATA_REG("PJDR", 0xa4050130, 8) { | ||
1821 | PTJ7_DATA, 0, PTJ5_DATA, 0, | ||
1822 | PTJ3_DATA, PTJ2_DATA, PTJ1_DATA, PTJ0_DATA } | ||
1823 | }, | ||
1824 | { PINMUX_DATA_REG("PKDR", 0xa4050132, 8) { | ||
1825 | PTK7_DATA, PTK6_DATA, PTK5_DATA, PTK4_DATA, | ||
1826 | PTK3_DATA, PTK2_DATA, PTK1_DATA, PTK0_DATA } | ||
1827 | }, | ||
1828 | { PINMUX_DATA_REG("PLDR", 0xa4050134, 8) { | ||
1829 | PTL7_DATA, PTL6_DATA, PTL5_DATA, PTL4_DATA, | ||
1830 | PTL3_DATA, PTL2_DATA, PTL1_DATA, PTL0_DATA } | ||
1831 | }, | ||
1832 | { PINMUX_DATA_REG("PMDR", 0xa4050136, 8) { | ||
1833 | PTM7_DATA, PTM6_DATA, PTM5_DATA, PTM4_DATA, | ||
1834 | PTM3_DATA, PTM2_DATA, PTM1_DATA, PTM0_DATA } | ||
1835 | }, | ||
1836 | { PINMUX_DATA_REG("PNDR", 0xa4050138, 8) { | ||
1837 | PTN7_DATA, PTN6_DATA, PTN5_DATA, PTN4_DATA, | ||
1838 | PTN3_DATA, PTN2_DATA, PTN1_DATA, PTN0_DATA } | ||
1839 | }, | ||
1840 | { PINMUX_DATA_REG("PQDR", 0xa405013a, 8) { | ||
1841 | 0, 0, 0, 0, | ||
1842 | PTQ3_DATA, PTQ2_DATA, PTQ1_DATA, PTQ0_DATA } | ||
1843 | }, | ||
1844 | { PINMUX_DATA_REG("PRDR", 0xa405013c, 8) { | ||
1845 | PTR7_DATA, PTR6_DATA, PTR5_DATA, PTR4_DATA, | ||
1846 | PTR3_DATA, PTR2_DATA, PTR1_DATA, PTR0_DATA } | ||
1847 | }, | ||
1848 | { PINMUX_DATA_REG("PSDR", 0xa405013e, 8) { | ||
1849 | PTS7_DATA, PTS6_DATA, PTS5_DATA, PTS4_DATA, | ||
1850 | PTS3_DATA, PTS2_DATA, PTS1_DATA, PTS0_DATA } | ||
1851 | }, | ||
1852 | { PINMUX_DATA_REG("PTDR", 0xa4050160, 8) { | ||
1853 | 0, 0, PTT5_DATA, PTT4_DATA, | ||
1854 | PTT3_DATA, PTT2_DATA, PTT1_DATA, PTT0_DATA } | ||
1855 | }, | ||
1856 | { PINMUX_DATA_REG("PUDR", 0xa4050162, 8) { | ||
1857 | 0, 0, PTU5_DATA, PTU4_DATA, | ||
1858 | PTU3_DATA, PTU2_DATA, PTU1_DATA, PTU0_DATA } | ||
1859 | }, | ||
1860 | { PINMUX_DATA_REG("PVDR", 0xa4050164, 8) { | ||
1861 | PTV7_DATA, PTV6_DATA, PTV5_DATA, PTV4_DATA, | ||
1862 | PTV3_DATA, PTV2_DATA, PTV1_DATA, PTV0_DATA } | ||
1863 | }, | ||
1864 | { PINMUX_DATA_REG("PWDR", 0xa4050166, 8) { | ||
1865 | PTW7_DATA, PTW6_DATA, PTW5_DATA, PTW4_DATA, | ||
1866 | PTW3_DATA, PTW2_DATA, PTW1_DATA, PTW0_DATA } | ||
1867 | }, | ||
1868 | { PINMUX_DATA_REG("PXDR", 0xa4050168, 8) { | ||
1869 | PTX7_DATA, PTX6_DATA, PTX5_DATA, PTX4_DATA, | ||
1870 | PTX3_DATA, PTX2_DATA, PTX1_DATA, PTX0_DATA } | ||
1871 | }, | ||
1872 | { PINMUX_DATA_REG("PYDR", 0xa405016a, 8) { | ||
1873 | PTY7_DATA, PTY6_DATA, PTY5_DATA, PTY4_DATA, | ||
1874 | PTY3_DATA, PTY2_DATA, PTY1_DATA, PTY0_DATA } | ||
1875 | }, | ||
1876 | { PINMUX_DATA_REG("PZDR", 0xa405016c, 8) { | ||
1877 | PTZ7_DATA, PTZ6_DATA, PTZ5_DATA, PTZ4_DATA, | ||
1878 | PTZ3_DATA, PTZ2_DATA, PTZ1_DATA, PTZ0_DATA } | ||
1879 | }, | ||
1880 | { }, | ||
1881 | }; | ||
1882 | |||
1883 | static struct pinmux_info sh7723_pinmux_info = { | ||
1884 | .name = "sh7723_pfc", | ||
1885 | .reserved_id = PINMUX_RESERVED, | ||
1886 | .data = { PINMUX_DATA_BEGIN, PINMUX_DATA_END }, | ||
1887 | .input = { PINMUX_INPUT_BEGIN, PINMUX_INPUT_END }, | ||
1888 | .input_pu = { PINMUX_INPUT_PULLUP_BEGIN, PINMUX_INPUT_PULLUP_END }, | ||
1889 | .output = { PINMUX_OUTPUT_BEGIN, PINMUX_OUTPUT_END }, | ||
1890 | .mark = { PINMUX_MARK_BEGIN, PINMUX_MARK_END }, | ||
1891 | .function = { PINMUX_FUNCTION_BEGIN, PINMUX_FUNCTION_END }, | ||
1892 | |||
1893 | .first_gpio = GPIO_PTA7, | ||
1894 | .last_gpio = GPIO_FN_IDEA0, | ||
1895 | |||
1896 | .gpios = pinmux_gpios, | ||
1897 | .cfg_regs = pinmux_config_regs, | ||
1898 | .data_regs = pinmux_data_regs, | ||
1899 | |||
1900 | .gpio_data = pinmux_data, | ||
1901 | .gpio_data_size = ARRAY_SIZE(pinmux_data), | ||
1902 | }; | ||
1903 | |||
1904 | static int __init plat_pinmux_setup(void) | ||
1905 | { | ||
1906 | return register_pinmux(&sh7723_pinmux_info); | ||
1907 | } | ||
1908 | |||
1909 | arch_initcall(plat_pinmux_setup); | ||
diff --git a/arch/sh/kernel/cpu/sh4a/smp-shx3.c b/arch/sh/kernel/cpu/sh4a/smp-shx3.c index e5e06845fa43..b8869aa20dec 100644 --- a/arch/sh/kernel/cpu/sh4a/smp-shx3.c +++ b/arch/sh/kernel/cpu/sh4a/smp-shx3.c | |||
@@ -1,7 +1,7 @@ | |||
1 | /* | 1 | /* |
2 | * SH-X3 SMP | 2 | * SH-X3 SMP |
3 | * | 3 | * |
4 | * Copyright (C) 2007 Paul Mundt | 4 | * Copyright (C) 2007 - 2008 Paul Mundt |
5 | * Copyright (C) 2007 Magnus Damm | 5 | * Copyright (C) 2007 Magnus Damm |
6 | * | 6 | * |
7 | * This file is subject to the terms and conditions of the GNU General Public | 7 | * This file is subject to the terms and conditions of the GNU General Public |
@@ -14,6 +14,22 @@ | |||
14 | #include <linux/interrupt.h> | 14 | #include <linux/interrupt.h> |
15 | #include <linux/io.h> | 15 | #include <linux/io.h> |
16 | 16 | ||
17 | static irqreturn_t ipi_interrupt_handler(int irq, void *arg) | ||
18 | { | ||
19 | unsigned int message = (unsigned int)(long)arg; | ||
20 | unsigned int cpu = hard_smp_processor_id(); | ||
21 | unsigned int offs = 4 * cpu; | ||
22 | unsigned int x; | ||
23 | |||
24 | x = ctrl_inl(0xfe410070 + offs); /* C0INITICI..CnINTICI */ | ||
25 | x &= (1 << (message << 2)); | ||
26 | ctrl_outl(x, 0xfe410080 + offs); /* C0INTICICLR..CnINTICICLR */ | ||
27 | |||
28 | smp_message_recv(message); | ||
29 | |||
30 | return IRQ_HANDLED; | ||
31 | } | ||
32 | |||
17 | void __init plat_smp_setup(void) | 33 | void __init plat_smp_setup(void) |
18 | { | 34 | { |
19 | unsigned int cpu = 0; | 35 | unsigned int cpu = 0; |
@@ -40,6 +56,13 @@ void __init plat_smp_setup(void) | |||
40 | 56 | ||
41 | void __init plat_prepare_cpus(unsigned int max_cpus) | 57 | void __init plat_prepare_cpus(unsigned int max_cpus) |
42 | { | 58 | { |
59 | int i; | ||
60 | |||
61 | BUILD_BUG_ON(SMP_MSG_NR >= 8); | ||
62 | |||
63 | for (i = 0; i < SMP_MSG_NR; i++) | ||
64 | request_irq(104 + i, ipi_interrupt_handler, IRQF_DISABLED, | ||
65 | "IPI", (void *)(long)i); | ||
43 | } | 66 | } |
44 | 67 | ||
45 | #define STBCR_REG(phys_id) (0xfe400004 | (phys_id << 12)) | 68 | #define STBCR_REG(phys_id) (0xfe400004 | (phys_id << 12)) |
@@ -59,7 +82,7 @@ void plat_start_cpu(unsigned int cpu, unsigned long entry_point) | |||
59 | ctrl_outl(STBCR_MSTP, STBCR_REG(cpu)); | 82 | ctrl_outl(STBCR_MSTP, STBCR_REG(cpu)); |
60 | 83 | ||
61 | while (!(ctrl_inl(STBCR_REG(cpu)) & STBCR_MSTP)) | 84 | while (!(ctrl_inl(STBCR_REG(cpu)) & STBCR_MSTP)) |
62 | ; | 85 | cpu_relax(); |
63 | 86 | ||
64 | /* Start up secondary processor by sending a reset */ | 87 | /* Start up secondary processor by sending a reset */ |
65 | ctrl_outl(STBCR_AP_VAL, STBCR_REG(cpu)); | 88 | ctrl_outl(STBCR_AP_VAL, STBCR_REG(cpu)); |
@@ -75,46 +98,6 @@ void plat_send_ipi(unsigned int cpu, unsigned int message) | |||
75 | unsigned long addr = 0xfe410070 + (cpu * 4); | 98 | unsigned long addr = 0xfe410070 + (cpu * 4); |
76 | 99 | ||
77 | BUG_ON(cpu >= 4); | 100 | BUG_ON(cpu >= 4); |
78 | BUG_ON(message >= SMP_MSG_NR); | ||
79 | 101 | ||
80 | ctrl_outl(1 << (message << 2), addr); /* C0INTICI..CnINTICI */ | 102 | ctrl_outl(1 << (message << 2), addr); /* C0INTICI..CnINTICI */ |
81 | } | 103 | } |
82 | |||
83 | struct ipi_data { | ||
84 | void (*handler)(void *); | ||
85 | void *arg; | ||
86 | unsigned int message; | ||
87 | }; | ||
88 | |||
89 | static irqreturn_t ipi_interrupt_handler(int irq, void *arg) | ||
90 | { | ||
91 | struct ipi_data *id = arg; | ||
92 | unsigned int cpu = hard_smp_processor_id(); | ||
93 | unsigned int offs = 4 * cpu; | ||
94 | unsigned int x; | ||
95 | |||
96 | x = ctrl_inl(0xfe410070 + offs); /* C0INITICI..CnINTICI */ | ||
97 | x &= (1 << (id->message << 2)); | ||
98 | ctrl_outl(x, 0xfe410080 + offs); /* C0INTICICLR..CnINTICICLR */ | ||
99 | |||
100 | id->handler(id->arg); | ||
101 | |||
102 | return IRQ_HANDLED; | ||
103 | } | ||
104 | |||
105 | static struct ipi_data ipi_handlers[SMP_MSG_NR]; | ||
106 | |||
107 | int plat_register_ipi_handler(unsigned int message, | ||
108 | void (*handler)(void *), void *arg) | ||
109 | { | ||
110 | struct ipi_data *id = &ipi_handlers[message]; | ||
111 | |||
112 | BUG_ON(SMP_MSG_NR >= 8); | ||
113 | BUG_ON(message >= SMP_MSG_NR); | ||
114 | |||
115 | id->handler = handler; | ||
116 | id->arg = arg; | ||
117 | id->message = message; | ||
118 | |||
119 | return request_irq(104 + message, ipi_interrupt_handler, 0, "IPI", id); | ||
120 | } | ||