aboutsummaryrefslogtreecommitdiffstats
path: root/arch/powerpc/boot/dts/mpc8323emds.dts
diff options
context:
space:
mode:
Diffstat (limited to 'arch/powerpc/boot/dts/mpc8323emds.dts')
-rw-r--r--arch/powerpc/boot/dts/mpc8323emds.dts119
1 files changed, 54 insertions, 65 deletions
diff --git a/arch/powerpc/boot/dts/mpc8323emds.dts b/arch/powerpc/boot/dts/mpc8323emds.dts
index 57a3665f82ed..06b310698a02 100644
--- a/arch/powerpc/boot/dts/mpc8323emds.dts
+++ b/arch/powerpc/boot/dts/mpc8323emds.dts
@@ -11,16 +11,14 @@
11 11
12/ { 12/ {
13 model = "MPC8323EMDS"; 13 model = "MPC8323EMDS";
14 compatible = "MPC83xx"; 14 compatible = "MPC8323EMDS", "MPC832xMDS", "MPC83xxMDS";
15 #address-cells = <1>; 15 #address-cells = <1>;
16 #size-cells = <1>; 16 #size-cells = <1>;
17 linux,phandle = <100>;
18 17
19 cpus { 18 cpus {
20 #cpus = <1>; 19 #cpus = <1>;
21 #address-cells = <1>; 20 #address-cells = <1>;
22 #size-cells = <0>; 21 #size-cells = <0>;
23 linux,phandle = <200>;
24 22
25 PowerPC,8323@0 { 23 PowerPC,8323@0 {
26 device_type = "cpu"; 24 device_type = "cpu";
@@ -33,13 +31,11 @@
33 bus-frequency = <0>; 31 bus-frequency = <0>;
34 clock-frequency = <0>; 32 clock-frequency = <0>;
35 32-bit; 33 32-bit;
36 linux,phandle = <201>;
37 }; 34 };
38 }; 35 };
39 36
40 memory { 37 memory {
41 device_type = "memory"; 38 device_type = "memory";
42 linux,phandle = <300>;
43 reg = <00000000 08000000>; 39 reg = <00000000 08000000>;
44 }; 40 };
45 41
@@ -68,7 +64,7 @@
68 compatible = "fsl-i2c"; 64 compatible = "fsl-i2c";
69 reg = <3000 100>; 65 reg = <3000 100>;
70 interrupts = <e 8>; 66 interrupts = <e 8>;
71 interrupt-parent = <700>; 67 interrupt-parent = < &ipic >;
72 dfsrr; 68 dfsrr;
73 }; 69 };
74 70
@@ -78,7 +74,7 @@
78 reg = <4500 100>; 74 reg = <4500 100>;
79 clock-frequency = <0>; 75 clock-frequency = <0>;
80 interrupts = <9 8>; 76 interrupts = <9 8>;
81 interrupt-parent = <700>; 77 interrupt-parent = < &ipic >;
82 }; 78 };
83 79
84 serial@4600 { 80 serial@4600 {
@@ -87,7 +83,7 @@
87 reg = <4600 100>; 83 reg = <4600 100>;
88 clock-frequency = <0>; 84 clock-frequency = <0>;
89 interrupts = <a 8>; 85 interrupts = <a 8>;
90 interrupt-parent = <700>; 86 interrupt-parent = < &ipic >;
91 }; 87 };
92 88
93 crypto@30000 { 89 crypto@30000 {
@@ -96,7 +92,7 @@
96 compatible = "talitos"; 92 compatible = "talitos";
97 reg = <30000 7000>; 93 reg = <30000 7000>;
98 interrupts = <b 8>; 94 interrupts = <b 8>;
99 interrupt-parent = <700>; 95 interrupt-parent = < &ipic >;
100 /* Rev. 2.2 */ 96 /* Rev. 2.2 */
101 num-channels = <1>; 97 num-channels = <1>;
102 channel-fifo-len = <18>; 98 channel-fifo-len = <18>;
@@ -105,51 +101,50 @@
105 }; 101 };
106 102
107 pci@8500 { 103 pci@8500 {
108 linux,phandle = <8500>;
109 interrupt-map-mask = <f800 0 0 7>; 104 interrupt-map-mask = <f800 0 0 7>;
110 interrupt-map = < 105 interrupt-map = <
111 /* IDSEL 0x11 AD17 */ 106 /* IDSEL 0x11 AD17 */
112 8800 0 0 1 700 14 8 107 8800 0 0 1 &ipic 14 8
113 8800 0 0 2 700 15 8 108 8800 0 0 2 &ipic 15 8
114 8800 0 0 3 700 16 8 109 8800 0 0 3 &ipic 16 8
115 8800 0 0 4 700 17 8 110 8800 0 0 4 &ipic 17 8
116 111
117 /* IDSEL 0x12 AD18 */ 112 /* IDSEL 0x12 AD18 */
118 9000 0 0 1 700 16 8 113 9000 0 0 1 &ipic 16 8
119 9000 0 0 2 700 17 8 114 9000 0 0 2 &ipic 17 8
120 9000 0 0 3 700 14 8 115 9000 0 0 3 &ipic 14 8
121 9000 0 0 4 700 15 8 116 9000 0 0 4 &ipic 15 8
122 117
123 /* IDSEL 0x13 AD19 */ 118 /* IDSEL 0x13 AD19 */
124 9800 0 0 1 700 17 8 119 9800 0 0 1 &ipic 17 8
125 9800 0 0 2 700 14 8 120 9800 0 0 2 &ipic 14 8
126 9800 0 0 3 700 15 8 121 9800 0 0 3 &ipic 15 8
127 9800 0 0 4 700 16 8 122 9800 0 0 4 &ipic 16 8
128 123
129 /* IDSEL 0x15 AD21*/ 124 /* IDSEL 0x15 AD21*/
130 a800 0 0 1 700 14 8 125 a800 0 0 1 &ipic 14 8
131 a800 0 0 2 700 15 8 126 a800 0 0 2 &ipic 15 8
132 a800 0 0 3 700 16 8 127 a800 0 0 3 &ipic 16 8
133 a800 0 0 4 700 17 8 128 a800 0 0 4 &ipic 17 8
134 129
135 /* IDSEL 0x16 AD22*/ 130 /* IDSEL 0x16 AD22*/
136 b000 0 0 1 700 17 8 131 b000 0 0 1 &ipic 17 8
137 b000 0 0 2 700 14 8 132 b000 0 0 2 &ipic 14 8
138 b000 0 0 3 700 15 8 133 b000 0 0 3 &ipic 15 8
139 b000 0 0 4 700 16 8 134 b000 0 0 4 &ipic 16 8
140 135
141 /* IDSEL 0x17 AD23*/ 136 /* IDSEL 0x17 AD23*/
142 b800 0 0 1 700 16 8 137 b800 0 0 1 &ipic 16 8
143 b800 0 0 2 700 17 8 138 b800 0 0 2 &ipic 17 8
144 b800 0 0 3 700 14 8 139 b800 0 0 3 &ipic 14 8
145 b800 0 0 4 700 15 8 140 b800 0 0 4 &ipic 15 8
146 141
147 /* IDSEL 0x18 AD24*/ 142 /* IDSEL 0x18 AD24*/
148 c000 0 0 1 700 15 8 143 c000 0 0 1 &ipic 15 8
149 c000 0 0 2 700 16 8 144 c000 0 0 2 &ipic 16 8
150 c000 0 0 3 700 17 8 145 c000 0 0 3 &ipic 17 8
151 c000 0 0 4 700 14 8>; 146 c000 0 0 4 &ipic 14 8>;
152 interrupt-parent = <700>; 147 interrupt-parent = < &ipic >;
153 interrupts = <42 8>; 148 interrupts = <42 8>;
154 bus-range = <0 0>; 149 bus-range = <0 0>;
155 ranges = <02000000 0 a0000000 90000000 0 10000000 150 ranges = <02000000 0 a0000000 90000000 0 10000000
@@ -164,8 +159,7 @@
164 device_type = "pci"; 159 device_type = "pci";
165 }; 160 };
166 161
167 pic@700 { 162 ipic: pic@700 {
168 linux,phandle = <700>;
169 interrupt-controller; 163 interrupt-controller;
170 #address-cells = <0>; 164 #address-cells = <0>;
171 #interrupt-cells = <2>; 165 #interrupt-cells = <2>;
@@ -179,8 +173,7 @@
179 device_type = "par_io"; 173 device_type = "par_io";
180 num-ports = <7>; 174 num-ports = <7>;
181 175
182 ucc_pin@03 { 176 pio3: ucc_pin@03 {
183 linux,phandle = <140003>;
184 pio-map = < 177 pio-map = <
185 /* port pin dir open_drain assignment has_irq */ 178 /* port pin dir open_drain assignment has_irq */
186 3 4 3 0 2 0 /* MDIO */ 179 3 4 3 0 2 0 /* MDIO */
@@ -203,8 +196,7 @@
203 1 c 1 0 1 0 /* TX_EN */ 196 1 c 1 0 1 0 /* TX_EN */
204 1 d 2 0 1 0>;/* CRS */ 197 1 d 2 0 1 0>;/* CRS */
205 }; 198 };
206 ucc_pin@04 { 199 pio4: ucc_pin@04 {
207 linux,phandle = <140004>;
208 pio-map = < 200 pio-map = <
209 /* port pin dir open_drain assignment has_irq */ 201 /* port pin dir open_drain assignment has_irq */
210 3 1f 2 0 1 0 /* RX_CLK (CLK7) */ 202 3 1f 2 0 1 0 /* RX_CLK (CLK7) */
@@ -251,7 +243,7 @@
251 compatible = "fsl_spi"; 243 compatible = "fsl_spi";
252 reg = <4c0 40>; 244 reg = <4c0 40>;
253 interrupts = <2>; 245 interrupts = <2>;
254 interrupt-parent = <80>; 246 interrupt-parent = < &qeic >;
255 mode = "cpu"; 247 mode = "cpu";
256 }; 248 };
257 249
@@ -260,7 +252,7 @@
260 compatible = "fsl_spi"; 252 compatible = "fsl_spi";
261 reg = <500 40>; 253 reg = <500 40>;
262 interrupts = <1>; 254 interrupts = <1>;
263 interrupt-parent = <80>; 255 interrupt-parent = < &qeic >;
264 mode = "cpu"; 256 mode = "cpu";
265 }; 257 };
266 258
@@ -269,7 +261,7 @@
269 compatible = "qe_udc"; 261 compatible = "qe_udc";
270 reg = <6c0 40 8B00 100>; 262 reg = <6c0 40 8B00 100>;
271 interrupts = <b>; 263 interrupts = <b>;
272 interrupt-parent = <80>; 264 interrupt-parent = < &qeic >;
273 mode = "slave"; 265 mode = "slave";
274 }; 266 };
275 267
@@ -280,12 +272,12 @@
280 device-id = <3>; 272 device-id = <3>;
281 reg = <2200 200>; 273 reg = <2200 200>;
282 interrupts = <22>; 274 interrupts = <22>;
283 interrupt-parent = <80>; 275 interrupt-parent = < &qeic >;
284 mac-address = [ 00 04 9f 00 23 23 ]; 276 mac-address = [ 00 04 9f 00 23 23 ];
285 rx-clock = <19>; 277 rx-clock = <19>;
286 tx-clock = <1a>; 278 tx-clock = <1a>;
287 phy-handle = <212003>; 279 phy-handle = < &phy3 >;
288 pio-handle = <140003>; 280 pio-handle = < &pio3 >;
289 }; 281 };
290 282
291 ucc@3200 { 283 ucc@3200 {
@@ -295,12 +287,12 @@
295 device-id = <4>; 287 device-id = <4>;
296 reg = <3000 200>; 288 reg = <3000 200>;
297 interrupts = <23>; 289 interrupts = <23>;
298 interrupt-parent = <80>; 290 interrupt-parent = < &qeic >;
299 mac-address = [ 00 11 22 33 44 55 ]; 291 mac-address = [ 00 11 22 33 44 55 ];
300 rx-clock = <17>; 292 rx-clock = <17>;
301 tx-clock = <18>; 293 tx-clock = <18>;
302 phy-handle = <212004>; 294 phy-handle = < &phy4 >;
303 pio-handle = <140004>; 295 pio-handle = < &pio4 >;
304 }; 296 };
305 297
306 mdio@2320 { 298 mdio@2320 {
@@ -310,26 +302,23 @@
310 device_type = "mdio"; 302 device_type = "mdio";
311 compatible = "ucc_geth_phy"; 303 compatible = "ucc_geth_phy";
312 304
313 ethernet-phy@03 { 305 phy3: ethernet-phy@03 {
314 linux,phandle = <212003>; 306 interrupt-parent = < &ipic >;
315 interrupt-parent = <700>; 307 interrupts = <11 8>;
316 interrupts = <11 2>;
317 reg = <3>; 308 reg = <3>;
318 device_type = "ethernet-phy"; 309 device_type = "ethernet-phy";
319 interface = <3>; //ENET_100_MII 310 interface = <3>; //ENET_100_MII
320 }; 311 };
321 ethernet-phy@04 { 312 phy4: ethernet-phy@04 {
322 linux,phandle = <212004>; 313 interrupt-parent = < &ipic >;
323 interrupt-parent = <700>; 314 interrupts = <12 8>;
324 interrupts = <12 2>;
325 reg = <4>; 315 reg = <4>;
326 device_type = "ethernet-phy"; 316 device_type = "ethernet-phy";
327 interface = <3>; 317 interface = <3>;
328 }; 318 };
329 }; 319 };
330 320
331 qeic@80 { 321 qeic: qeic@80 {
332 linux,phandle = <80>;
333 interrupt-controller; 322 interrupt-controller;
334 device_type = "qeic"; 323 device_type = "qeic";
335 #address-cells = <0>; 324 #address-cells = <0>;
@@ -338,7 +327,7 @@
338 built-in; 327 built-in;
339 big-endian; 328 big-endian;
340 interrupts = <20 8 21 8>; //high:32 low:33 329 interrupts = <20 8 21 8>; //high:32 low:33
341 interrupt-parent = <700>; 330 interrupt-parent = < &ipic >;
342 }; 331 };
343 }; 332 };
344}; 333};
generated by cgit v1.2.2 (git 2.25.0) at 2025-01-23 14:31:07 -0500