aboutsummaryrefslogtreecommitdiffstats
path: root/arch/mips/pci/fixup-cobalt.c
diff options
context:
space:
mode:
Diffstat (limited to 'arch/mips/pci/fixup-cobalt.c')
-rw-r--r--arch/mips/pci/fixup-cobalt.c28
1 files changed, 14 insertions, 14 deletions
diff --git a/arch/mips/pci/fixup-cobalt.c b/arch/mips/pci/fixup-cobalt.c
index 9553b14002dd..a138e8ee5cfc 100644
--- a/arch/mips/pci/fixup-cobalt.c
+++ b/arch/mips/pci/fixup-cobalt.c
@@ -94,14 +94,14 @@ static void qube_raq_galileo_fixup(struct pci_dev *dev)
94 * --x--x--x--x--x--x--x--x--x--x--x--x--x--x--x--x--x--x--x--x-- 94 * --x--x--x--x--x--x--x--x--x--x--x--x--x--x--x--x--x--x--x--x--
95 * 95 *
96 * On all machines prior to Q2, we had the STOP line disconnected 96 * On all machines prior to Q2, we had the STOP line disconnected
97 * from Galileo to VIA on PCI. The new Galileo does not function 97 * from Galileo to VIA on PCI. The new Galileo does not function
98 * correctly unless we have it connected. 98 * correctly unless we have it connected.
99 * 99 *
100 * Therefore we must set the disconnect/retry cycle values to 100 * Therefore we must set the disconnect/retry cycle values to
101 * something sensible when using the new Galileo. 101 * something sensible when using the new Galileo.
102 */ 102 */
103 103
104 printk(KERN_INFO "Galileo: revision %u\n", dev->revision); 104 printk(KERN_INFO "Galileo: revision %u\n", dev->revision);
105 105
106#if 0 106#if 0
107 if (dev->revision >= 0x10) { 107 if (dev->revision >= 0x10) {
@@ -149,30 +149,30 @@ DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_VIA, PCI_DEVICE_ID_VIA_82C586_0,
149 qube_raq_via_board_id_fixup); 149 qube_raq_via_board_id_fixup);
150 150
151static char irq_tab_qube1[] __initdata = { 151static char irq_tab_qube1[] __initdata = {
152 [COBALT_PCICONF_CPU] = 0, 152 [COBALT_PCICONF_CPU] = 0,
153 [COBALT_PCICONF_ETH0] = QUBE1_ETH0_IRQ, 153 [COBALT_PCICONF_ETH0] = QUBE1_ETH0_IRQ,
154 [COBALT_PCICONF_RAQSCSI] = SCSI_IRQ, 154 [COBALT_PCICONF_RAQSCSI] = SCSI_IRQ,
155 [COBALT_PCICONF_VIA] = 0, 155 [COBALT_PCICONF_VIA] = 0,
156 [COBALT_PCICONF_PCISLOT] = PCISLOT_IRQ, 156 [COBALT_PCICONF_PCISLOT] = PCISLOT_IRQ,
157 [COBALT_PCICONF_ETH1] = 0 157 [COBALT_PCICONF_ETH1] = 0
158}; 158};
159 159
160static char irq_tab_cobalt[] __initdata = { 160static char irq_tab_cobalt[] __initdata = {
161 [COBALT_PCICONF_CPU] = 0, 161 [COBALT_PCICONF_CPU] = 0,
162 [COBALT_PCICONF_ETH0] = ETH0_IRQ, 162 [COBALT_PCICONF_ETH0] = ETH0_IRQ,
163 [COBALT_PCICONF_RAQSCSI] = SCSI_IRQ, 163 [COBALT_PCICONF_RAQSCSI] = SCSI_IRQ,
164 [COBALT_PCICONF_VIA] = 0, 164 [COBALT_PCICONF_VIA] = 0,
165 [COBALT_PCICONF_PCISLOT] = PCISLOT_IRQ, 165 [COBALT_PCICONF_PCISLOT] = PCISLOT_IRQ,
166 [COBALT_PCICONF_ETH1] = ETH1_IRQ 166 [COBALT_PCICONF_ETH1] = ETH1_IRQ
167}; 167};
168 168
169static char irq_tab_raq2[] __initdata = { 169static char irq_tab_raq2[] __initdata = {
170 [COBALT_PCICONF_CPU] = 0, 170 [COBALT_PCICONF_CPU] = 0,
171 [COBALT_PCICONF_ETH0] = ETH0_IRQ, 171 [COBALT_PCICONF_ETH0] = ETH0_IRQ,
172 [COBALT_PCICONF_RAQSCSI] = RAQ2_SCSI_IRQ, 172 [COBALT_PCICONF_RAQSCSI] = RAQ2_SCSI_IRQ,
173 [COBALT_PCICONF_VIA] = 0, 173 [COBALT_PCICONF_VIA] = 0,
174 [COBALT_PCICONF_PCISLOT] = PCISLOT_IRQ, 174 [COBALT_PCICONF_PCISLOT] = PCISLOT_IRQ,
175 [COBALT_PCICONF_ETH1] = ETH1_IRQ 175 [COBALT_PCICONF_ETH1] = ETH1_IRQ
176}; 176};
177 177
178int __init pcibios_map_irq(const struct pci_dev *dev, u8 slot, u8 pin) 178int __init pcibios_map_irq(const struct pci_dev *dev, u8 slot, u8 pin)