aboutsummaryrefslogtreecommitdiffstats
path: root/arch/mips/include/asm
diff options
context:
space:
mode:
Diffstat (limited to 'arch/mips/include/asm')
-rw-r--r--arch/mips/include/asm/mips-boards/maltaint.h8
1 files changed, 4 insertions, 4 deletions
diff --git a/arch/mips/include/asm/mips-boards/maltaint.h b/arch/mips/include/asm/mips-boards/maltaint.h
index e330732ddf98..4186606bef0c 100644
--- a/arch/mips/include/asm/mips-boards/maltaint.h
+++ b/arch/mips/include/asm/mips-boards/maltaint.h
@@ -33,18 +33,18 @@
33#define MIPSCPU_INT_CORELO MIPSCPU_INT_MB4 33#define MIPSCPU_INT_CORELO MIPSCPU_INT_MB4
34 34
35/* 35/*
36 * Interrupts 64..127 are used for Soc-it Classic interrupts 36 * Interrupts 96..127 are used for Soc-it Classic interrupts
37 */ 37 */
38#define MSC01C_INT_BASE 64 38#define MSC01C_INT_BASE 96
39 39
40/* SOC-it Classic interrupt offsets */ 40/* SOC-it Classic interrupt offsets */
41#define MSC01C_INT_TMR 0 41#define MSC01C_INT_TMR 0
42#define MSC01C_INT_PCI 1 42#define MSC01C_INT_PCI 1
43 43
44/* 44/*
45 * Interrupts 64..127 are used for Soc-it EIC interrupts 45 * Interrupts 96..127 are used for Soc-it EIC interrupts
46 */ 46 */
47#define MSC01E_INT_BASE 64 47#define MSC01E_INT_BASE 96
48 48
49/* SOC-it EIC interrupt offsets */ 49/* SOC-it EIC interrupt offsets */
50#define MSC01E_INT_SW0 1 50#define MSC01E_INT_SW0 1