1 files changed, 137 insertions, 0 deletions

diff --git a/arch/blackfin/mach-common/cacheinit.S b/arch/blackfin/mach-common/cacheinit.S
new file mode 100644
index 000000000000..8c17f099e5eb
--- /dev/null
+++ b/arch/blackfin/mach-common/cacheinit.S
@@ -0,0 +1,137 @@
+/*
+ * File:         arch/blackfin/mach-common/cacheinit.S
+ * Based on:
+ * Author:       LG Soft India
+ *
+ * Created:      ?
+ * Description:  cache initialization
+ *
+ * Modified:
+ *               Copyright 2004-2006 Analog Devices Inc.
+ *
+ * Bugs:         Enter bugs at http://blackfin.uclinux.org/
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation; either version 2 of the License, or
+ * (at your option) any later version.
+ *
+ * This program is distributed in the hope that it will be useful,
+ * but WITHOUT ANY WARRANTY; without even the implied warranty of
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
+ * GNU General Public License for more details.
+ *
+ * You should have received a copy of the GNU General Public License
+ * along with this program; if not, see the file COPYING, or write
+ * to the Free Software Foundation, Inc.,
+ * 51 Franklin St, Fifth Floor, Boston, MA  02110-1301  USA
+ */
+
+/* This function sets up the data and instruction cache. The
+ * tables like icplb table, dcplb table and Page Descriptor table
+ * are defined in cplbtab.h. You can configure those tables for
+ * your suitable requirements
+ */
+
+#include <linux/linkage.h>
+#include <asm/blackfin.h>
+
+.text
+
+#if defined(CONFIG_BLKFIN_CACHE)
+ENTRY(_bfin_icache_init)
+
+        /* Initialize Instruction CPLBS */
+
+        I0.L = (ICPLB_ADDR0 & 0xFFFF);
+        I0.H = (ICPLB_ADDR0 >> 16);
+
+        I1.L = (ICPLB_DATA0 & 0xFFFF);
+        I1.H = (ICPLB_DATA0 >> 16);
+
+        I2.L = _icplb_table;
+        I2.H = _icplb_table;
+
+        r1 = -1;        /* end point comparison */
+        r3 = 15;        /* max counter */
+
+/* read entries from table */
+
+.Lread_iaddr:
+        R0 = [I2++];
+        CC = R0 == R1;
+        IF CC JUMP .Lidone;
+        [I0++] = R0;
+
+.Lread_idata:
+        R2 = [I2++];
+        [I1++] = R2;
+        R3 = R3 + R1;
+        CC = R3 == R1;
+        IF !CC JUMP .Lread_iaddr;
+
+.Lidone:
+        /* Enable Instruction Cache */
+        P0.l = (IMEM_CONTROL & 0xFFFF);
+        P0.h = (IMEM_CONTROL >> 16);
+        R1 = [P0];
+        R0 = (IMC | ENICPLB);
+        R0 = R0 | R1;
+
+        /* Anomaly 05000125 */
+        CLI R2;
+        SSYNC;          /* SSYNC required before writing to IMEM_CONTROL. */
+        .align 8;
+        [P0] = R0;
+        SSYNC;
+        STI R2;
+        RTS;
+#endif
+
+#if defined(CONFIG_BLKFIN_DCACHE)
+ENTRY(_bfin_dcache_init)
+
+        /* Initialize Data CPLBS */
+
+        I0.L = (DCPLB_ADDR0 & 0xFFFF);
+        I0.H = (DCPLB_ADDR0 >> 16);
+
+        I1.L = (DCPLB_DATA0 & 0xFFFF);
+        I1.H = (DCPLB_DATA0 >> 16);
+
+        I2.L = _dcplb_table;
+        I2.H = _dcplb_table;
+
+        R1 = -1;        /* end point comparison */
+        R3 = 15;        /* max counter */
+
+        /* read entries from table */
+.Lread_daddr:
+        R0 = [I2++];
+        cc = R0 == R1;
+        IF CC JUMP .Lddone;
+        [I0++] = R0;
+
+.Lread_ddata:
+        R2 = [I2++];
+        [I1++] = R2;
+        R3 = R3 + R1;
+        CC = R3 == R1;
+        IF !CC JUMP .Lread_daddr;
+.Lddone:
+        P0.L = (DMEM_CONTROL & 0xFFFF);
+        P0.H = (DMEM_CONTROL >> 16);
+        R1 = [P0];
+
+        R0 = DMEM_CNTR;
+
+        R0 = R0 | R1;
+        /* Anomaly 05000125 */
+        CLI R2;
+        SSYNC;          /* SSYNC required before writing to DMEM_CONTROL. */
+        .align 8;
+        [P0] = R0;
+        SSYNC;
+        STI R2;
+        RTS;
+#endif