aboutsummaryrefslogtreecommitdiffstats
path: root/arch/arm/mach-stmp378x/include/mach/regs-power.h
diff options
context:
space:
mode:
Diffstat (limited to 'arch/arm/mach-stmp378x/include/mach/regs-power.h')
-rw-r--r--arch/arm/mach-stmp378x/include/mach/regs-power.h51
1 files changed, 41 insertions, 10 deletions
diff --git a/arch/arm/mach-stmp378x/include/mach/regs-power.h b/arch/arm/mach-stmp378x/include/mach/regs-power.h
index 1c81afeed531..e454c830f076 100644
--- a/arch/arm/mach-stmp378x/include/mach/regs-power.h
+++ b/arch/arm/mach-stmp378x/include/mach/regs-power.h
@@ -1,5 +1,5 @@
1/* 1/*
2 * STMP POWER Register Definitions 2 * stmp378x: POWER register definitions
3 * 3 *
4 * Copyright (c) 2008 Freescale Semiconductor 4 * Copyright (c) 2008 Freescale Semiconductor
5 * Copyright 2008 Embedded Alley Solutions, Inc All Rights Reserved. 5 * Copyright 2008 Embedded Alley Solutions, Inc All Rights Reserved.
@@ -18,15 +18,46 @@
18 * along with this program; if not, write to the Free Software 18 * along with this program; if not, write to the Free Software
19 * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA 19 * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
20 */ 20 */
21#ifndef _MACH_REGS_POWER
22#define _MACH_REGS_POWER
21 23
22#ifndef __ARCH_ARM___POWER_H 24#define REGS_POWER_BASE (STMP3XXX_REGS_BASE + 0x44000)
23#define __ARCH_ARM___POWER_H 1 25#define REGS_POWER_PHYS 0x80044000
26#define REGS_POWER_SIZE 0x2000
24 27
25#include <mach/stmp3xxx_regs.h> 28#define HW_POWER_CTRL 0x0
29#define BM_POWER_CTRL_ENIRQ_VDD5V_GT_VDDIO 0x00000001
30#define BP_POWER_CTRL_ENIRQ_VDD5V_GT_VDDIO 0
31#define BM_POWER_CTRL_ENIRQ_PSWITCH 0x00020000
32#define BM_POWER_CTRL_PSWITCH_IRQ 0x00100000
33#define BM_POWER_CTRL_CLKGATE 0x40000000
26 34
27#define REGS_POWER_BASE (void __iomem *)(REGS_BASE + 0x44000) 35#define HW_POWER_5VCTRL 0x10
28#define REGS_POWER_BASE_PHYS (0x80044000) 36#define BM_POWER_5VCTRL_ENABLE_LINREG_ILIMIT 0x00000040
29#define REGS_POWER_SIZE 0x00002000 37
30HW_REGISTER(HW_POWER_MINPWR, REGS_POWER_BASE, 0x00000020) 38#define HW_POWER_MINPWR 0x20
31HW_REGISTER(HW_POWER_CHARGE, REGS_POWER_BASE, 0x00000030) 39
32#endif /* __ARCH_ARM___POWER_H */ 40#define HW_POWER_CHARGE 0x30
41
42#define HW_POWER_VDDDCTRL 0x40
43
44#define HW_POWER_VDDACTRL 0x50
45
46#define HW_POWER_VDDIOCTRL 0x60
47#define BM_POWER_VDDIOCTRL_TRG 0x0000001F
48#define BP_POWER_VDDIOCTRL_TRG 0
49
50#define HW_POWER_STS 0xC0
51#define BM_POWER_STS_VBUSVALID 0x00000002
52#define BM_POWER_STS_BVALID 0x00000004
53#define BM_POWER_STS_AVALID 0x00000008
54#define BM_POWER_STS_DC_OK 0x00000200
55
56#define HW_POWER_RESET 0x100
57
58#define HW_POWER_DEBUG 0x110
59#define BM_POWER_DEBUG_BVALIDPIOLOCK 0x00000002
60#define BM_POWER_DEBUG_AVALIDPIOLOCK 0x00000004
61#define BM_POWER_DEBUG_VBUSVALIDPIOLOCK 0x00000008
62
63#endif