aboutsummaryrefslogtreecommitdiffstats
path: root/arch/arm/mach-s3c2410
diff options
context:
space:
mode:
Diffstat (limited to 'arch/arm/mach-s3c2410')
-rw-r--r--arch/arm/mach-s3c2410/irq.c60
1 files changed, 30 insertions, 30 deletions
diff --git a/arch/arm/mach-s3c2410/irq.c b/arch/arm/mach-s3c2410/irq.c
index 0ecfef3c7514..edfeebd7362c 100644
--- a/arch/arm/mach-s3c2410/irq.c
+++ b/arch/arm/mach-s3c2410/irq.c
@@ -181,17 +181,17 @@ s3c_irq_unmask(unsigned int irqno)
181} 181}
182 182
183struct irqchip s3c_irq_level_chip = { 183struct irqchip s3c_irq_level_chip = {
184 .ack = s3c_irq_maskack, 184 .ack = s3c_irq_maskack,
185 .mask = s3c_irq_mask, 185 .mask = s3c_irq_mask,
186 .unmask = s3c_irq_unmask, 186 .unmask = s3c_irq_unmask,
187 .set_wake = s3c_irq_wake 187 .set_wake = s3c_irq_wake
188}; 188};
189 189
190static struct irqchip s3c_irq_chip = { 190static struct irqchip s3c_irq_chip = {
191 .ack = s3c_irq_ack, 191 .ack = s3c_irq_ack,
192 .mask = s3c_irq_mask, 192 .mask = s3c_irq_mask,
193 .unmask = s3c_irq_unmask, 193 .unmask = s3c_irq_unmask,
194 .set_wake = s3c_irq_wake 194 .set_wake = s3c_irq_wake
195}; 195};
196 196
197static void 197static void
@@ -343,19 +343,19 @@ s3c_irqext_type(unsigned int irq, unsigned int type)
343} 343}
344 344
345static struct irqchip s3c_irqext_chip = { 345static struct irqchip s3c_irqext_chip = {
346 .mask = s3c_irqext_mask, 346 .mask = s3c_irqext_mask,
347 .unmask = s3c_irqext_unmask, 347 .unmask = s3c_irqext_unmask,
348 .ack = s3c_irqext_ack, 348 .ack = s3c_irqext_ack,
349 .set_type = s3c_irqext_type, 349 .set_type = s3c_irqext_type,
350 .set_wake = s3c_irqext_wake 350 .set_wake = s3c_irqext_wake
351}; 351};
352 352
353static struct irqchip s3c_irq_eint0t4 = { 353static struct irqchip s3c_irq_eint0t4 = {
354 .ack = s3c_irq_ack, 354 .ack = s3c_irq_ack,
355 .mask = s3c_irq_mask, 355 .mask = s3c_irq_mask,
356 .unmask = s3c_irq_unmask, 356 .unmask = s3c_irq_unmask,
357 .set_wake = s3c_irq_wake, 357 .set_wake = s3c_irq_wake,
358 .set_type = s3c_irqext_type, 358 .set_type = s3c_irqext_type,
359}; 359};
360 360
361/* mask values for the parent registers for each of the interrupt types */ 361/* mask values for the parent registers for each of the interrupt types */
@@ -387,9 +387,9 @@ s3c_irq_uart0_ack(unsigned int irqno)
387} 387}
388 388
389static struct irqchip s3c_irq_uart0 = { 389static struct irqchip s3c_irq_uart0 = {
390 .mask = s3c_irq_uart0_mask, 390 .mask = s3c_irq_uart0_mask,
391 .unmask = s3c_irq_uart0_unmask, 391 .unmask = s3c_irq_uart0_unmask,
392 .ack = s3c_irq_uart0_ack, 392 .ack = s3c_irq_uart0_ack,
393}; 393};
394 394
395/* UART1 */ 395/* UART1 */
@@ -413,9 +413,9 @@ s3c_irq_uart1_ack(unsigned int irqno)
413} 413}
414 414
415static struct irqchip s3c_irq_uart1 = { 415static struct irqchip s3c_irq_uart1 = {
416 .mask = s3c_irq_uart1_mask, 416 .mask = s3c_irq_uart1_mask,
417 .unmask = s3c_irq_uart1_unmask, 417 .unmask = s3c_irq_uart1_unmask,
418 .ack = s3c_irq_uart1_ack, 418 .ack = s3c_irq_uart1_ack,
419}; 419};
420 420
421/* UART2 */ 421/* UART2 */
@@ -439,9 +439,9 @@ s3c_irq_uart2_ack(unsigned int irqno)
439} 439}
440 440
441static struct irqchip s3c_irq_uart2 = { 441static struct irqchip s3c_irq_uart2 = {
442 .mask = s3c_irq_uart2_mask, 442 .mask = s3c_irq_uart2_mask,
443 .unmask = s3c_irq_uart2_unmask, 443 .unmask = s3c_irq_uart2_unmask,
444 .ack = s3c_irq_uart2_ack, 444 .ack = s3c_irq_uart2_ack,
445}; 445};
446 446
447/* ADC and Touchscreen */ 447/* ADC and Touchscreen */
@@ -465,9 +465,9 @@ s3c_irq_adc_ack(unsigned int irqno)
465} 465}
466 466
467static struct irqchip s3c_irq_adc = { 467static struct irqchip s3c_irq_adc = {
468 .mask = s3c_irq_adc_mask, 468 .mask = s3c_irq_adc_mask,
469 .unmask = s3c_irq_adc_unmask, 469 .unmask = s3c_irq_adc_unmask,
470 .ack = s3c_irq_adc_ack, 470 .ack = s3c_irq_adc_ack,
471}; 471};
472 472
473/* irq demux for adc */ 473/* irq demux for adc */