1 files changed, 218 insertions, 0 deletions

diff --git a/arch/arm/mach-pxa/cm-x270-pci.c b/arch/arm/mach-pxa/cm-x270-pci.c
new file mode 100644
index 000000000000..878d3b9b8633
--- /dev/null
+++ b/arch/arm/mach-pxa/cm-x270-pci.c
@@ -0,0 +1,218 @@
+/*
+ * linux/arch/arm/mach-pxa/cm-x270-pci.c
+ *
+ * PCI bios-type initialisation for PCI machines
+ *
+ * Bits taken from various places.
+ *
+ * Copyright (C) 2007 Compulab, Ltd.
+ * Mike Rapoport <mike@compulab.co.il>
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License version 2 as
+ * published by the Free Software Foundation.
+ */
+
+#include <linux/kernel.h>
+#include <linux/pci.h>
+#include <linux/init.h>
+#include <linux/device.h>
+#include <linux/platform_device.h>
+#include <linux/irq.h>
+
+#include <asm/mach/pci.h>
+#include <asm/arch/cm-x270.h>
+#include <asm/arch/pxa-regs.h>
+#include <asm/mach-types.h>
+
+#include <asm/hardware/it8152.h>
+
+unsigned long it8152_base_address = CMX270_IT8152_VIRT;
+
+/*
+ * Only first 64MB of memory can be accessed via PCI.
+ * We use GFP_DMA to allocate safe buffers to do map/unmap.
+ * This is really ugly and we need a better way of specifying
+ * DMA-capable regions of memory.
+ */
+void __init cmx270_pci_adjust_zones(int node, unsigned long *zone_size,
+        unsigned long *zhole_size)
+{
+        unsigned int sz = SZ_64M >> PAGE_SHIFT;
+
+        printk(KERN_INFO "Adjusting zones for CM-x270\n");
+
+        /*
+         * Only adjust if > 64M on current system
+         */
+        if (node || (zone_size[0] <= sz))
+                return;
+
+        zone_size[1] = zone_size[0] - sz;
+        zone_size[0] = sz;
+        zhole_size[1] = zhole_size[0];
+        zhole_size[0] = 0;
+}
+
+static void cmx270_it8152_irq_demux(unsigned int irq, struct irq_desc *desc)
+{
+        /* clear our parent irq */
+        GEDR(GPIO_IT8152_IRQ) = GPIO_bit(GPIO_IT8152_IRQ);
+
+        it8152_irq_demux(irq, desc);
+}
+
+void __cmx270_pci_init_irq(void)
+{
+        it8152_init_irq();
+        pxa_gpio_mode(IRQ_TO_GPIO(GPIO_IT8152_IRQ));
+        set_irq_type(IRQ_GPIO(GPIO_IT8152_IRQ), IRQT_RISING);
+
+        set_irq_chained_handler(IRQ_GPIO(GPIO_IT8152_IRQ),
+                                cmx270_it8152_irq_demux);
+}
+
+#ifdef CONFIG_PM
+static unsigned long sleep_save_ite[10];
+
+void __cmx270_pci_suspend(void)
+{
+        /* save ITE state */
+        sleep_save_ite[0] = __raw_readl(IT8152_INTC_PDCNIMR);
+        sleep_save_ite[1] = __raw_readl(IT8152_INTC_LPCNIMR);
+        sleep_save_ite[2] = __raw_readl(IT8152_INTC_LPNIAR);
+
+        /* Clear ITE IRQ's */
+        __raw_writel((0), IT8152_INTC_PDCNIRR);
+        __raw_writel((0), IT8152_INTC_LPCNIRR);
+}
+
+void __cmx270_pci_resume(void)
+{
+        /* restore IT8152 state */
+        __raw_writel((sleep_save_ite[0]), IT8152_INTC_PDCNIMR);
+        __raw_writel((sleep_save_ite[1]), IT8152_INTC_LPCNIMR);
+        __raw_writel((sleep_save_ite[2]), IT8152_INTC_LPNIAR);
+}
+#else
+void cmx270_pci_suspend(void) {}
+void cmx270_pci_resume(void) {}
+#endif
+
+/* PCI IRQ mapping*/
+static int __init cmx270_pci_map_irq(struct pci_dev *dev, u8 slot, u8 pin)
+{
+        int irq;
+
+        printk(KERN_DEBUG "===> %s: %s slot=%x, pin=%x\n", __FUNCTION__,
+               pci_name(dev), slot, pin);
+
+        irq = it8152_pci_map_irq(dev, slot, pin);
+        if (irq)
+                return irq;
+
+        /*
+          Here comes the ugly part. The routing is baseboard specific,
+          but defining a platform for each possible base of CM-x270 is
+          unrealistic. Here we keep mapping for ATXBase and SB-x270.
+        */
+        /* ATXBASE PCI slot */
+        if (slot == 7)
+                return IT8152_PCI_INTA;
+
+        /* ATXBase/SB-x270 CardBus */
+        if (slot == 8 || slot == 0)
+                return IT8152_PCI_INTB;
+
+        /* ATXBase Ethernet */
+        if (slot == 9)
+                return IT8152_PCI_INTA;
+
+        /* SB-x270 Ethernet */
+        if (slot == 16)
+                return IT8152_PCI_INTA;
+
+        /* PC104+ interrupt routing */
+        if ((slot == 17) || (slot == 19))
+                return IT8152_PCI_INTA;
+        if ((slot == 18) || (slot == 20))
+                return IT8152_PCI_INTB;
+
+        return(0);
+}
+
+static struct pci_bus * __init
+cmx270_pci_scan_bus(int nr, struct pci_sys_data *sys)
+{
+        printk(KERN_INFO "Initializing CM-X270 PCI subsystem\n");
+
+        __raw_writel(0x800, IT8152_PCI_CFG_ADDR);
+        if (__raw_readl(IT8152_PCI_CFG_DATA) == 0x81521283) {
+                printk(KERN_INFO "PCI Bridge found.\n");
+
+                /* set PCI I/O base at 0 */
+                writel(0x848, IT8152_PCI_CFG_ADDR);
+                writel(0, IT8152_PCI_CFG_DATA);
+
+                /* set PCI memory base at 0 */
+                writel(0x840, IT8152_PCI_CFG_ADDR);
+                writel(0, IT8152_PCI_CFG_DATA);
+
+                writel(0x20, IT8152_GPIO_GPDR);
+
+                /* CardBus Controller on ATXbase baseboard */
+                writel(0x4000, IT8152_PCI_CFG_ADDR);
+                if (readl(IT8152_PCI_CFG_DATA) == 0xAC51104C) {
+                        printk(KERN_INFO "CardBus Bridge found.\n");
+
+                        /* Configure socket 0 */
+                        writel(0x408C, IT8152_PCI_CFG_ADDR);
+                        writel(0x1022, IT8152_PCI_CFG_DATA);
+
+                        writel(0x4080, IT8152_PCI_CFG_ADDR);
+                        writel(0x3844d060, IT8152_PCI_CFG_DATA);
+
+                        writel(0x4090, IT8152_PCI_CFG_ADDR);
+                        writel(((readl(IT8152_PCI_CFG_DATA) & 0xffff) |
+                                0x60440000),
+                               IT8152_PCI_CFG_DATA);
+
+                        writel(0x4018, IT8152_PCI_CFG_ADDR);
+                        writel(0xb0000000, IT8152_PCI_CFG_DATA);
+
+                        /* Configure socket 1 */
+                        writel(0x418C, IT8152_PCI_CFG_ADDR);
+                        writel(0x1022, IT8152_PCI_CFG_DATA);
+
+                        writel(0x4180, IT8152_PCI_CFG_ADDR);
+                        writel(0x3844d060, IT8152_PCI_CFG_DATA);
+
+                        writel(0x4190, IT8152_PCI_CFG_ADDR);
+                        writel(((readl(IT8152_PCI_CFG_DATA) & 0xffff) |
+                                0x60440000),
+                               IT8152_PCI_CFG_DATA);
+
+                        writel(0x4118, IT8152_PCI_CFG_ADDR);
+                        writel(0xb0000000, IT8152_PCI_CFG_DATA);
+                }
+        }
+        return it8152_pci_scan_bus(nr, sys);
+}
+
+static struct hw_pci cmx270_pci __initdata = {
+        .swizzle        = pci_std_swizzle,
+        .map_irq        = cmx270_pci_map_irq,
+        .nr_controllers = 1,
+        .setup          = it8152_pci_setup,
+        .scan           = cmx270_pci_scan_bus,
+};
+
+static int __init cmx270_init_pci(void)
+{
+        if (machine_is_armcore())
+                pci_common_init(&cmx270_pci);
+
+        return 0;
+}
+
+subsys_initcall(cmx270_init_pci);