aboutsummaryrefslogtreecommitdiffstats
path: root/arch/arm/mach-omap2/clock2xxx.c
diff options
context:
space:
mode:
Diffstat (limited to 'arch/arm/mach-omap2/clock2xxx.c')
-rw-r--r--arch/arm/mach-omap2/clock2xxx.c38
1 files changed, 1 insertions, 37 deletions
diff --git a/arch/arm/mach-omap2/clock2xxx.c b/arch/arm/mach-omap2/clock2xxx.c
index 94fb8a67b503..7a2f5ad07bab 100644
--- a/arch/arm/mach-omap2/clock2xxx.c
+++ b/arch/arm/mach-omap2/clock2xxx.c
@@ -35,42 +35,6 @@ struct clk *vclk, *sclk, *dclk;
35 * Omap24xx specific clock functions 35 * Omap24xx specific clock functions
36 */ 36 */
37 37
38#ifdef CONFIG_ARCH_OMAP2430
39
40/**
41 * omap2430_clk_i2chs_find_idlest - return CM_IDLEST info for 2430 I2CHS
42 * @clk: struct clk * being enabled
43 * @idlest_reg: void __iomem ** to store CM_IDLEST reg address into
44 * @idlest_bit: pointer to a u8 to store the CM_IDLEST bit shift into
45 * @idlest_val: pointer to a u8 to store the CM_IDLEST indicator
46 *
47 * OMAP2430 I2CHS CM_IDLEST bits are in CM_IDLEST1_CORE, but the
48 * CM_*CLKEN bits are in CM_{I,F}CLKEN2_CORE. This custom function
49 * passes back the correct CM_IDLEST register address for I2CHS
50 * modules. No return value.
51 */
52static void omap2430_clk_i2chs_find_idlest(struct clk *clk,
53 void __iomem **idlest_reg,
54 u8 *idlest_bit,
55 u8 *idlest_val)
56{
57 *idlest_reg = OMAP_CM_REGADDR(CORE_MOD, CM_IDLEST);
58 *idlest_bit = clk->enable_bit;
59 *idlest_val = OMAP24XX_CM_IDLEST_VAL;
60}
61
62#else
63#define omap2430_clk_i2chs_find_idlest NULL
64#endif
65
66/* 2430 I2CHS has non-standard IDLEST register */
67const struct clkops clkops_omap2430_i2chs_wait = {
68 .enable = omap2_dflt_clk_enable,
69 .disable = omap2_dflt_clk_disable,
70 .find_idlest = omap2430_clk_i2chs_find_idlest,
71 .find_companion = omap2_clk_dflt_find_companion,
72};
73
74/* 38/*
75 * Set clocks for bypass mode for reboot to work. 39 * Set clocks for bypass mode for reboot to work.
76 */ 40 */
@@ -106,7 +70,7 @@ static int __init omap2xxx_clk_arch_init(void)
106 mpu_ck = clk_get(NULL, "mpu_ck"); 70 mpu_ck = clk_get(NULL, "mpu_ck");
107 71
108 if (clk_set_rate(virt_prcm_set, mpurate)) 72 if (clk_set_rate(virt_prcm_set, mpurate))
109 printk(KERN_ERR "Could not find matching MPU rate\n"); 73 pr_err("Could not find matching MPU rate\n");
110 74
111 recalculate_root_clocks(); 75 recalculate_root_clocks();
112 76