aboutsummaryrefslogtreecommitdiffstats
path: root/arch/arm/mach-omap2/clock2430_data.c
diff options
context:
space:
mode:
Diffstat (limited to 'arch/arm/mach-omap2/clock2430_data.c')
-rw-r--r--arch/arm/mach-omap2/clock2430_data.c19
1 files changed, 5 insertions, 14 deletions
diff --git a/arch/arm/mach-omap2/clock2430_data.c b/arch/arm/mach-omap2/clock2430_data.c
index 3e16eab4691d..15d859ae283b 100644
--- a/arch/arm/mach-omap2/clock2430_data.c
+++ b/arch/arm/mach-omap2/clock2430_data.c
@@ -1,7 +1,7 @@
1/* 1/*
2 * OMAP2430 clock data 2 * OMAP2430 clock data
3 * 3 *
4 * Copyright (C) 2005-2009 Texas Instruments, Inc. 4 * Copyright (C) 2005-2009, 2012 Texas Instruments, Inc.
5 * Copyright (C) 2004-2011 Nokia Corporation 5 * Copyright (C) 2004-2011 Nokia Corporation
6 * 6 *
7 * Contacts: 7 * Contacts:
@@ -2024,9 +2024,7 @@ static struct omap_clk omap2430_clks[] = {
2024 2024
2025int __init omap2430_clk_init(void) 2025int __init omap2430_clk_init(void)
2026{ 2026{
2027 const struct prcm_config *prcm;
2028 struct omap_clk *c; 2027 struct omap_clk *c;
2029 u32 clkrate;
2030 2028
2031 prcm_clksrc_ctrl = OMAP2430_PRCM_CLKSRC_CTRL; 2029 prcm_clksrc_ctrl = OMAP2430_PRCM_CLKSRC_CTRL;
2032 cm_idlest_pll = OMAP_CM_REGADDR(PLL_MOD, CM_IDLEST); 2030 cm_idlest_pll = OMAP_CM_REGADDR(PLL_MOD, CM_IDLEST);
@@ -2049,20 +2047,13 @@ int __init omap2430_clk_init(void)
2049 omap2_init_clk_clkdm(c->lk.clk); 2047 omap2_init_clk_clkdm(c->lk.clk);
2050 } 2048 }
2051 2049
2050 omap2xxx_clkt_vps_late_init();
2051
2052 /* Disable autoidle on all clocks; let the PM code enable it later */ 2052 /* Disable autoidle on all clocks; let the PM code enable it later */
2053 omap_clk_disable_autoidle_all(); 2053 omap_clk_disable_autoidle_all();
2054 2054
2055 /* Check the MPU rate set by bootloader */ 2055 /* XXX Can this be done from the virt_prcm_set clk init function? */
2056 clkrate = omap2xxx_clk_get_core_rate(); 2056 omap2xxx_clkt_vps_check_bootloader_rates();
2057 for (prcm = rate_table; prcm->mpu_speed; prcm++) {
2058 if (!(prcm->flags & cpu_mask))
2059 continue;
2060 if (prcm->xtal_speed != sys_ck.rate)
2061 continue;
2062 if (prcm->dpll_speed <= clkrate)
2063 break;
2064 }
2065 curr_prcm_set = prcm;
2066 2057
2067 recalculate_root_clocks(); 2058 recalculate_root_clocks();
2068 2059