aboutsummaryrefslogtreecommitdiffstats
path: root/arch/arm/boot/dts/atlas6.dtsi
diff options
context:
space:
mode:
Diffstat (limited to 'arch/arm/boot/dts/atlas6.dtsi')
-rw-r--r--arch/arm/boot/dts/atlas6.dtsi57
1 files changed, 56 insertions, 1 deletions
diff --git a/arch/arm/boot/dts/atlas6.dtsi b/arch/arm/boot/dts/atlas6.dtsi
index 8678e0c11119..978bab4991df 100644
--- a/arch/arm/boot/dts/atlas6.dtsi
+++ b/arch/arm/boot/dts/atlas6.dtsi
@@ -65,6 +65,11 @@
65 compatible = "sirf,prima2-rsc"; 65 compatible = "sirf,prima2-rsc";
66 reg = <0x88020000 0x1000>; 66 reg = <0x88020000 0x1000>;
67 }; 67 };
68
69 cphifbg@88030000 {
70 compatible = "sirf,prima2-cphifbg";
71 reg = <0x88030000 0x1000>;
72 };
68 }; 73 };
69 74
70 mem-iobg { 75 mem-iobg {
@@ -75,10 +80,17 @@
75 80
76 memory-controller@90000000 { 81 memory-controller@90000000 {
77 compatible = "sirf,prima2-memc"; 82 compatible = "sirf,prima2-memc";
78 reg = <0x90000000 0x10000>; 83 reg = <0x90000000 0x2000>;
79 interrupts = <27>; 84 interrupts = <27>;
80 clocks = <&clks 5>; 85 clocks = <&clks 5>;
81 }; 86 };
87
88 memc-monitor {
89 compatible = "sirf,prima2-memcmon";
90 reg = <0x90002000 0x200>;
91 interrupts = <4>;
92 clocks = <&clks 32>;
93 };
82 }; 94 };
83 95
84 disp-iobg { 96 disp-iobg {
@@ -120,6 +132,20 @@
120 }; 132 };
121 }; 133 };
122 134
135 graphics2d-iobg {
136 compatible = "simple-bus";
137 #address-cells = <1>;
138 #size-cells = <1>;
139 ranges = <0xa0000000 0xa0000000 0x8000000>;
140
141 ble@a0000000 {
142 compatible = "sirf,atlas6-ble";
143 reg = <0xa0000000 0x2000>;
144 interrupts = <5>;
145 clocks = <&clks 33>;
146 };
147 };
148
123 dsp-iobg { 149 dsp-iobg {
124 compatible = "simple-bus"; 150 compatible = "simple-bus";
125 #address-cells = <1>; 151 #address-cells = <1>;
@@ -181,6 +207,8 @@
181 interrupts = <17>; 207 interrupts = <17>;
182 fifosize = <128>; 208 fifosize = <128>;
183 clocks = <&clks 13>; 209 clocks = <&clks 13>;
210 sirf,uart-dma-rx-channel = <21>;
211 sirf,uart-dma-tx-channel = <2>;
184 }; 212 };
185 213
186 uart1: uart@b0060000 { 214 uart1: uart@b0060000 {
@@ -199,6 +227,8 @@
199 interrupts = <19>; 227 interrupts = <19>;
200 fifosize = <128>; 228 fifosize = <128>;
201 clocks = <&clks 15>; 229 clocks = <&clks 15>;
230 sirf,uart-dma-rx-channel = <6>;
231 sirf,uart-dma-tx-channel = <7>;
202 }; 232 };
203 233
204 usp0: usp@b0080000 { 234 usp0: usp@b0080000 {
@@ -206,7 +236,10 @@
206 compatible = "sirf,prima2-usp"; 236 compatible = "sirf,prima2-usp";
207 reg = <0xb0080000 0x10000>; 237 reg = <0xb0080000 0x10000>;
208 interrupts = <20>; 238 interrupts = <20>;
239 fifosize = <128>;
209 clocks = <&clks 28>; 240 clocks = <&clks 28>;
241 sirf,usp-dma-rx-channel = <17>;
242 sirf,usp-dma-tx-channel = <18>;
210 }; 243 };
211 244
212 usp1: usp@b0090000 { 245 usp1: usp@b0090000 {
@@ -214,7 +247,10 @@
214 compatible = "sirf,prima2-usp"; 247 compatible = "sirf,prima2-usp";
215 reg = <0xb0090000 0x10000>; 248 reg = <0xb0090000 0x10000>;
216 interrupts = <21>; 249 interrupts = <21>;
250 fifosize = <128>;
217 clocks = <&clks 29>; 251 clocks = <&clks 29>;
252 sirf,usp-dma-rx-channel = <14>;
253 sirf,usp-dma-tx-channel = <15>;
218 }; 254 };
219 255
220 dmac0: dma-controller@b00b0000 { 256 dmac0: dma-controller@b00b0000 {
@@ -237,6 +273,8 @@
237 compatible = "sirf,prima2-vip"; 273 compatible = "sirf,prima2-vip";
238 reg = <0xb00C0000 0x10000>; 274 reg = <0xb00C0000 0x10000>;
239 clocks = <&clks 31>; 275 clocks = <&clks 31>;
276 interrupts = <14>;
277 sirf,vip-dma-rx-channel = <16>;
240 }; 278 };
241 279
242 spi0: spi@b00d0000 { 280 spi0: spi@b00d0000 {
@@ -259,6 +297,11 @@
259 compatible = "sirf,prima2-spi"; 297 compatible = "sirf,prima2-spi";
260 reg = <0xb0170000 0x10000>; 298 reg = <0xb0170000 0x10000>;
261 interrupts = <16>; 299 interrupts = <16>;
300 sirf,spi-num-chipselects = <1>;
301 sirf,spi-dma-rx-channel = <12>;
302 sirf,spi-dma-tx-channel = <13>;
303 #address-cells = <1>;
304 #size-cells = <0>;
262 clocks = <&clks 20>; 305 clocks = <&clks 20>;
263 status = "disabled"; 306 status = "disabled";
264 }; 307 };
@@ -515,6 +558,18 @@
515 sirf,function = "usb1_utmi_drvbus"; 558 sirf,function = "usb1_utmi_drvbus";
516 }; 559 };
517 }; 560 };
561 usb1_dp_dn_pins_a: usb1_dp_dn@0 {
562 usb1_dp_dn {
563 sirf,pins = "usb1_dp_dngrp";
564 sirf,function = "usb1_dp_dn";
565 };
566 };
567 uart1_route_io_usb1_pins_a: uart1_route_io_usb1@0 {
568 uart1_route_io_usb1 {
569 sirf,pins = "uart1_route_io_usb1grp";
570 sirf,function = "uart1_route_io_usb1";
571 };
572 };
518 warm_rst_pins_a: warm_rst@0 { 573 warm_rst_pins_a: warm_rst@0 {
519 warm_rst { 574 warm_rst {
520 sirf,pins = "warm_rstgrp"; 575 sirf,pins = "warm_rstgrp";