aboutsummaryrefslogtreecommitdiffstats
path: root/arch/arm/Kconfig
diff options
context:
space:
mode:
Diffstat (limited to 'arch/arm/Kconfig')
-rw-r--r--arch/arm/Kconfig73
1 files changed, 72 insertions, 1 deletions
diff --git a/arch/arm/Kconfig b/arch/arm/Kconfig
index 26d45e5b636b..38bf684448e7 100644
--- a/arch/arm/Kconfig
+++ b/arch/arm/Kconfig
@@ -346,7 +346,7 @@ config ARCH_FOOTBRIDGE
346 bool "FootBridge" 346 bool "FootBridge"
347 select CPU_SA110 347 select CPU_SA110
348 select FOOTBRIDGE 348 select FOOTBRIDGE
349 select ARCH_USES_GETTIMEOFFSET 349 select GENERIC_CLOCKEVENTS
350 help 350 help
351 Support for systems based on the DC21285 companion chip 351 Support for systems based on the DC21285 companion chip
352 ("FootBridge"), such as the Simtec CATS and the Rebel NetWinder. 352 ("FootBridge"), such as the Simtec CATS and the Rebel NetWinder.
@@ -875,6 +875,16 @@ config PLAT_SPEAR
875 help 875 help
876 Support for ST's SPEAr platform (SPEAr3xx, SPEAr6xx and SPEAr13xx). 876 Support for ST's SPEAr platform (SPEAr3xx, SPEAr6xx and SPEAr13xx).
877 877
878config ARCH_VT8500
879 bool "VIA/WonderMedia 85xx"
880 select CPU_ARM926T
881 select GENERIC_GPIO
882 select ARCH_HAS_CPUFREQ
883 select GENERIC_CLOCKEVENTS
884 select ARCH_REQUIRE_GPIOLIB
885 select HAVE_PWM
886 help
887 Support for VIA/WonderMedia VT8500/WM85xx System-on-Chip.
878endchoice 888endchoice
879 889
880# 890#
@@ -1007,6 +1017,8 @@ source "arch/arm/mach-versatile/Kconfig"
1007 1017
1008source "arch/arm/mach-vexpress/Kconfig" 1018source "arch/arm/mach-vexpress/Kconfig"
1009 1019
1020source "arch/arm/mach-vt8500/Kconfig"
1021
1010source "arch/arm/mach-w90x900/Kconfig" 1022source "arch/arm/mach-w90x900/Kconfig"
1011 1023
1012# Definitions to make life easier 1024# Definitions to make life easier
@@ -1177,6 +1189,53 @@ config ARM_ERRATA_743622
1177 visible impact on the overall performance or power consumption of the 1189 visible impact on the overall performance or power consumption of the
1178 processor. 1190 processor.
1179 1191
1192config ARM_ERRATA_751472
1193 bool "ARM errata: Interrupted ICIALLUIS may prevent completion of broadcasted operation"
1194 depends on CPU_V7 && SMP
1195 help
1196 This option enables the workaround for the 751472 Cortex-A9 (prior
1197 to r3p0) erratum. An interrupted ICIALLUIS operation may prevent the
1198 completion of a following broadcasted operation if the second
1199 operation is received by a CPU before the ICIALLUIS has completed,
1200 potentially leading to corrupted entries in the cache or TLB.
1201
1202config ARM_ERRATA_753970
1203 bool "ARM errata: cache sync operation may be faulty"
1204 depends on CACHE_PL310
1205 help
1206 This option enables the workaround for the 753970 PL310 (r3p0) erratum.
1207
1208 Under some condition the effect of cache sync operation on
1209 the store buffer still remains when the operation completes.
1210 This means that the store buffer is always asked to drain and
1211 this prevents it from merging any further writes. The workaround
1212 is to replace the normal offset of cache sync operation (0x730)
1213 by another offset targeting an unmapped PL310 register 0x740.
1214 This has the same effect as the cache sync operation: store buffer
1215 drain and waiting for all buffers empty.
1216
1217config ARM_ERRATA_754322
1218 bool "ARM errata: possible faulty MMU translations following an ASID switch"
1219 depends on CPU_V7
1220 help
1221 This option enables the workaround for the 754322 Cortex-A9 (r2p*,
1222 r3p*) erratum. A speculative memory access may cause a page table walk
1223 which starts prior to an ASID switch but completes afterwards. This
1224 can populate the micro-TLB with a stale entry which may be hit with
1225 the new ASID. This workaround places two dsb instructions in the mm
1226 switching code so that no page table walks can cross the ASID switch.
1227
1228config ARM_ERRATA_754327
1229 bool "ARM errata: no automatic Store Buffer drain"
1230 depends on CPU_V7 && SMP
1231 help
1232 This option enables the workaround for the 754327 Cortex-A9 (prior to
1233 r2p0) erratum. The Store Buffer does not have any automatic draining
1234 mechanism and therefore a livelock may occur if an external agent
1235 continuously polls a memory location waiting to observe an update.
1236 This workaround defines cpu_relax() as smp_mb(), preventing correctly
1237 written polling loops from denying visibility of updates to memory.
1238
1180endmenu 1239endmenu
1181 1240
1182source "arch/arm/common/Kconfig" 1241source "arch/arm/common/Kconfig"
@@ -1619,6 +1678,18 @@ config ZBOOT_ROM
1619 Say Y here if you intend to execute your compressed kernel image 1678 Say Y here if you intend to execute your compressed kernel image
1620 (zImage) directly from ROM or flash. If unsure, say N. 1679 (zImage) directly from ROM or flash. If unsure, say N.
1621 1680
1681config ZBOOT_ROM_MMCIF
1682 bool "Include MMCIF loader in zImage (EXPERIMENTAL)"
1683 depends on ZBOOT_ROM && ARCH_SH7372 && EXPERIMENTAL
1684 help
1685 Say Y here to include experimental MMCIF loading code in the
1686 ROM-able zImage. With this enabled it is possible to write the
1687 the ROM-able zImage kernel image to an MMC card and boot the
1688 kernel straight from the reset vector. At reset the processor
1689 Mask ROM will load the first part of the the ROM-able zImage
1690 which in turn loads the rest the kernel image to RAM using the
1691 MMCIF hardware block.
1692
1622config CMDLINE 1693config CMDLINE
1623 string "Default kernel command string" 1694 string "Default kernel command string"
1624 default "" 1695 default ""