aboutsummaryrefslogtreecommitdiffstats
path: root/Documentation/devicetree/bindings/spi/fsl-spi.txt
diff options
context:
space:
mode:
Diffstat (limited to 'Documentation/devicetree/bindings/spi/fsl-spi.txt')
-rw-r--r--Documentation/devicetree/bindings/spi/fsl-spi.txt53
1 files changed, 53 insertions, 0 deletions
diff --git a/Documentation/devicetree/bindings/spi/fsl-spi.txt b/Documentation/devicetree/bindings/spi/fsl-spi.txt
new file mode 100644
index 000000000000..777abd7399d5
--- /dev/null
+++ b/Documentation/devicetree/bindings/spi/fsl-spi.txt
@@ -0,0 +1,53 @@
1* SPI (Serial Peripheral Interface)
2
3Required properties:
4- cell-index : QE SPI subblock index.
5 0: QE subblock SPI1
6 1: QE subblock SPI2
7- compatible : should be "fsl,spi".
8- mode : the SPI operation mode, it can be "cpu" or "cpu-qe".
9- reg : Offset and length of the register set for the device
10- interrupts : <a b> where a is the interrupt number and b is a
11 field that represents an encoding of the sense and level
12 information for the interrupt. This should be encoded based on
13 the information in section 2) depending on the type of interrupt
14 controller you have.
15- interrupt-parent : the phandle for the interrupt controller that
16 services interrupts for this device.
17
18Optional properties:
19- gpios : specifies the gpio pins to be used for chipselects.
20 The gpios will be referred to as reg = <index> in the SPI child nodes.
21 If unspecified, a single SPI device without a chip select can be used.
22
23Example:
24 spi@4c0 {
25 cell-index = <0>;
26 compatible = "fsl,spi";
27 reg = <4c0 40>;
28 interrupts = <82 0>;
29 interrupt-parent = <700>;
30 mode = "cpu";
31 gpios = <&gpio 18 1 // device reg=<0>
32 &gpio 19 1>; // device reg=<1>
33 };
34
35
36* eSPI (Enhanced Serial Peripheral Interface)
37
38Required properties:
39- compatible : should be "fsl,mpc8536-espi".
40- reg : Offset and length of the register set for the device.
41- interrupts : should contain eSPI interrupt, the device has one interrupt.
42- fsl,espi-num-chipselects : the number of the chipselect signals.
43
44Example:
45 spi@110000 {
46 #address-cells = <1>;
47 #size-cells = <0>;
48 compatible = "fsl,mpc8536-espi";
49 reg = <0x110000 0x1000>;
50 interrupts = <53 0x2>;
51 interrupt-parent = <&mpic>;
52 fsl,espi-num-chipselects = <4>;
53 };