aboutsummaryrefslogtreecommitdiffstats
path: root/Documentation/devicetree/bindings/pci/rcar-pci.txt
diff options
context:
space:
mode:
Diffstat (limited to 'Documentation/devicetree/bindings/pci/rcar-pci.txt')
-rw-r--r--Documentation/devicetree/bindings/pci/rcar-pci.txt47
1 files changed, 47 insertions, 0 deletions
diff --git a/Documentation/devicetree/bindings/pci/rcar-pci.txt b/Documentation/devicetree/bindings/pci/rcar-pci.txt
new file mode 100644
index 000000000000..29d3b989d3b0
--- /dev/null
+++ b/Documentation/devicetree/bindings/pci/rcar-pci.txt
@@ -0,0 +1,47 @@
1* Renesas RCar PCIe interface
2
3Required properties:
4- compatible: should contain one of the following
5 "renesas,pcie-r8a7779", "renesas,pcie-r8a7790", "renesas,pcie-r8a7791"
6- reg: base address and length of the pcie controller registers.
7- #address-cells: set to <3>
8- #size-cells: set to <2>
9- bus-range: PCI bus numbers covered
10- device_type: set to "pci"
11- ranges: ranges for the PCI memory and I/O regions.
12- dma-ranges: ranges for the inbound memory regions.
13- interrupts: two interrupt sources for MSI interrupts, followed by interrupt
14 source for hardware related interrupts (e.g. link speed change).
15- #interrupt-cells: set to <1>
16- interrupt-map-mask and interrupt-map: standard PCI properties
17 to define the mapping of the PCIe interface to interrupt
18 numbers.
19- clocks: from common clock binding: clock specifiers for the PCIe controller
20 and PCIe bus clocks.
21- clock-names: from common clock binding: should be "pcie" and "pcie_bus".
22
23Example:
24
25SoC specific DT Entry:
26
27 pcie: pcie@fe000000 {
28 compatible = "renesas,pcie-r8a7791";
29 reg = <0 0xfe000000 0 0x80000>;
30 #address-cells = <3>;
31 #size-cells = <2>;
32 bus-range = <0x00 0xff>;
33 device_type = "pci";
34 ranges = <0x01000000 0 0x00000000 0 0xfe100000 0 0x00100000
35 0x02000000 0 0xfe200000 0 0xfe200000 0 0x00200000
36 0x02000000 0 0x30000000 0 0x30000000 0 0x08000000
37 0x42000000 0 0x38000000 0 0x38000000 0 0x08000000>;
38 dma-ranges = <0x42000000 0 0x40000000 0 0x40000000 0 0x40000000
39 0x42000000 2 0x00000000 2 0x00000000 0 0x40000000>;
40 interrupts = <0 116 4>, <0 117 4>, <0 118 4>;
41 #interrupt-cells = <1>;
42 interrupt-map-mask = <0 0 0 0>;
43 interrupt-map = <0 0 0 0 &gic 0 116 4>;
44 clocks = <&mstp3_clks R8A7791_CLK_PCIE>, <&pcie_bus_clk>;
45 clock-names = "pcie", "pcie_bus";
46 status = "disabled";
47 };