aboutsummaryrefslogtreecommitdiffstats
diff options
context:
space:
mode:
-rw-r--r--arch/x86/kernel/quirks.c102
-rw-r--r--include/asm-x86/hpet.h1
2 files changed, 103 insertions, 0 deletions
diff --git a/arch/x86/kernel/quirks.c b/arch/x86/kernel/quirks.c
index 6722469c2633..d3ac703867d6 100644
--- a/arch/x86/kernel/quirks.c
+++ b/arch/x86/kernel/quirks.c
@@ -4,6 +4,8 @@
4#include <linux/pci.h> 4#include <linux/pci.h>
5#include <linux/irq.h> 5#include <linux/irq.h>
6 6
7#include <asm/hpet.h>
8
7#if defined(CONFIG_X86_IO_APIC) && defined(CONFIG_SMP) && defined(CONFIG_PCI) 9#if defined(CONFIG_X86_IO_APIC) && defined(CONFIG_SMP) && defined(CONFIG_PCI)
8 10
9static void __devinit quirk_intel_irqbalance(struct pci_dev *dev) 11static void __devinit quirk_intel_irqbalance(struct pci_dev *dev)
@@ -47,3 +49,103 @@ DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_INTEL, PCI_DEVICE_ID_INTEL_E7320_MCH, quir
47DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_INTEL, PCI_DEVICE_ID_INTEL_E7525_MCH, quirk_intel_irqbalance); 49DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_INTEL, PCI_DEVICE_ID_INTEL_E7525_MCH, quirk_intel_irqbalance);
48DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_INTEL, PCI_DEVICE_ID_INTEL_E7520_MCH, quirk_intel_irqbalance); 50DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_INTEL, PCI_DEVICE_ID_INTEL_E7520_MCH, quirk_intel_irqbalance);
49#endif 51#endif
52
53#if defined(CONFIG_HPET_TIMER)
54unsigned long force_hpet_address;
55
56static void __iomem *rcba_base;
57
58void ich_force_hpet_resume(void)
59{
60 u32 val;
61
62 if (!force_hpet_address)
63 return;
64
65 if (rcba_base == NULL)
66 BUG();
67
68 /* read the Function Disable register, dword mode only */
69 val = readl(rcba_base + 0x3404);
70 if (!(val & 0x80)) {
71 /* HPET disabled in HPTC. Trying to enable */
72 writel(val | 0x80, rcba_base + 0x3404);
73 }
74
75 val = readl(rcba_base + 0x3404);
76 if (!(val & 0x80))
77 BUG();
78 else
79 printk(KERN_DEBUG "Force enabled HPET at resume\n");
80
81 return;
82}
83
84static void ich_force_enable_hpet(struct pci_dev *dev)
85{
86 u32 val;
87 u32 uninitialized_var(rcba);
88 int err = 0;
89
90 if (hpet_address || force_hpet_address)
91 return;
92
93 pci_read_config_dword(dev, 0xF0, &rcba);
94 rcba &= 0xFFFFC000;
95 if (rcba == 0) {
96 printk(KERN_DEBUG "RCBA disabled. Cannot force enable HPET\n");
97 return;
98 }
99
100 /* use bits 31:14, 16 kB aligned */
101 rcba_base = ioremap_nocache(rcba, 0x4000);
102 if (rcba_base == NULL) {
103 printk(KERN_DEBUG "ioremap failed. Cannot force enable HPET\n");
104 return;
105 }
106
107 /* read the Function Disable register, dword mode only */
108 val = readl(rcba_base + 0x3404);
109
110 if (val & 0x80) {
111 /* HPET is enabled in HPTC. Just not reported by BIOS */
112 val = val & 0x3;
113 force_hpet_address = 0xFED00000 | (val << 12);
114 printk(KERN_DEBUG "Force enabled HPET at base address 0x%lx\n",
115 force_hpet_address);
116 iounmap(rcba_base);
117 return;
118 }
119
120 /* HPET disabled in HPTC. Trying to enable */
121 writel(val | 0x80, rcba_base + 0x3404);
122
123 val = readl(rcba_base + 0x3404);
124 if (!(val & 0x80)) {
125 err = 1;
126 } else {
127 val = val & 0x3;
128 force_hpet_address = 0xFED00000 | (val << 12);
129 }
130
131 if (err) {
132 force_hpet_address = 0;
133 iounmap(rcba_base);
134 printk(KERN_DEBUG "Failed to force enable HPET\n");
135 } else {
136 printk(KERN_DEBUG "Force enabled HPET at base address 0x%lx\n",
137 force_hpet_address);
138 }
139}
140
141DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_INTEL, PCI_DEVICE_ID_INTEL_ESB2_0,
142 ich_force_enable_hpet);
143DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_INTEL, PCI_DEVICE_ID_INTEL_ICH6_1,
144 ich_force_enable_hpet);
145DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_INTEL, PCI_DEVICE_ID_INTEL_ICH7_1,
146 ich_force_enable_hpet);
147DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_INTEL, PCI_DEVICE_ID_INTEL_ICH7_31,
148 ich_force_enable_hpet);
149DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_INTEL, PCI_DEVICE_ID_INTEL_ICH8_1,
150 ich_force_enable_hpet);
151#endif
diff --git a/include/asm-x86/hpet.h b/include/asm-x86/hpet.h
index 64446a9577dc..7c933242365f 100644
--- a/include/asm-x86/hpet.h
+++ b/include/asm-x86/hpet.h
@@ -66,6 +66,7 @@ extern unsigned long hpet_address;
66extern int is_hpet_enabled(void); 66extern int is_hpet_enabled(void);
67extern int hpet_enable(void); 67extern int hpet_enable(void);
68extern unsigned long hpet_readl(unsigned long a); 68extern unsigned long hpet_readl(unsigned long a);
69extern void ich_force_hpet_resume(void);
69 70
70#ifdef CONFIG_HPET_EMULATE_RTC 71#ifdef CONFIG_HPET_EMULATE_RTC
71 72