aboutsummaryrefslogtreecommitdiffstats
diff options
context:
space:
mode:
-rw-r--r--drivers/net/wireless/mwifiex/pcie.c7
-rw-r--r--drivers/net/wireless/mwifiex/pcie.h5
2 files changed, 10 insertions, 2 deletions
diff --git a/drivers/net/wireless/mwifiex/pcie.c b/drivers/net/wireless/mwifiex/pcie.c
index 27c2bf860709..2ada1b709778 100644
--- a/drivers/net/wireless/mwifiex/pcie.c
+++ b/drivers/net/wireless/mwifiex/pcie.c
@@ -1726,6 +1726,13 @@ static int mwifiex_pcie_process_event_ready(struct mwifiex_adapter *adapter)
1726 buffer is released. This is just to make things simpler, 1726 buffer is released. This is just to make things simpler,
1727 we need to find a better method of managing these buffers. 1727 we need to find a better method of managing these buffers.
1728 */ 1728 */
1729 } else {
1730 if (mwifiex_write_reg(adapter, PCIE_CPU_INT_EVENT,
1731 CPU_INTR_EVENT_DONE)) {
1732 dev_warn(adapter->dev,
1733 "Write register failed\n");
1734 return -1;
1735 }
1729 } 1736 }
1730 1737
1731 return 0; 1738 return 0;
diff --git a/drivers/net/wireless/mwifiex/pcie.h b/drivers/net/wireless/mwifiex/pcie.h
index a1a8fd3bc1be..200e8b0cb582 100644
--- a/drivers/net/wireless/mwifiex/pcie.h
+++ b/drivers/net/wireless/mwifiex/pcie.h
@@ -40,8 +40,8 @@
40#define MWIFIEX_TXBD_MASK 0x3F 40#define MWIFIEX_TXBD_MASK 0x3F
41#define MWIFIEX_RXBD_MASK 0x3F 41#define MWIFIEX_RXBD_MASK 0x3F
42 42
43#define MWIFIEX_MAX_EVT_BD 0x04 43#define MWIFIEX_MAX_EVT_BD 0x08
44#define MWIFIEX_EVTBD_MASK 0x07 44#define MWIFIEX_EVTBD_MASK 0x0f
45 45
46/* PCIE INTERNAL REGISTERS */ 46/* PCIE INTERNAL REGISTERS */
47#define PCIE_SCRATCH_0_REG 0xC10 47#define PCIE_SCRATCH_0_REG 0xC10
@@ -69,6 +69,7 @@
69#define CPU_INTR_DOOR_BELL BIT(1) 69#define CPU_INTR_DOOR_BELL BIT(1)
70#define CPU_INTR_SLEEP_CFM_DONE BIT(2) 70#define CPU_INTR_SLEEP_CFM_DONE BIT(2)
71#define CPU_INTR_RESET BIT(3) 71#define CPU_INTR_RESET BIT(3)
72#define CPU_INTR_EVENT_DONE BIT(5)
72 73
73#define HOST_INTR_DNLD_DONE BIT(0) 74#define HOST_INTR_DNLD_DONE BIT(0)
74#define HOST_INTR_UPLD_RDY BIT(1) 75#define HOST_INTR_UPLD_RDY BIT(1)