aboutsummaryrefslogtreecommitdiffstats
diff options
context:
space:
mode:
-rw-r--r--include/asm-mips/mipsregs.h28
1 files changed, 28 insertions, 0 deletions
diff --git a/include/asm-mips/mipsregs.h b/include/asm-mips/mipsregs.h
index 2a56929df9c2..802b1c41ff6a 100644
--- a/include/asm-mips/mipsregs.h
+++ b/include/asm-mips/mipsregs.h
@@ -96,6 +96,16 @@
96#define CP0_S1_INTCONTROL $20 96#define CP0_S1_INTCONTROL $20
97 97
98/* 98/*
99 * Coprocessor 0 Set 2 register names
100 */
101#define CP0_S2_SRSCTL $12 /* MIPSR2 */
102
103/*
104 * Coprocessor 0 Set 3 register names
105 */
106#define CP0_S3_SRSMAP $12 /* MIPSR2 */
107
108/*
99 * TX39 Series 109 * TX39 Series
100 */ 110 */
101#define CP0_TX39_CACHE $7 111#define CP0_TX39_CACHE $7
@@ -984,6 +994,22 @@ do { \
984#define read_c0_errorepc() __read_ulong_c0_register($30, 0) 994#define read_c0_errorepc() __read_ulong_c0_register($30, 0)
985#define write_c0_errorepc(val) __write_ulong_c0_register($30, 0, val) 995#define write_c0_errorepc(val) __write_ulong_c0_register($30, 0, val)
986 996
997/* MIPSR2 */
998#define read_c0_hwrena() __read_32bit_c0_register($7,0)
999#define write_c0_hwrena(val) __write_32bit_c0_register($7, 0, val)
1000
1001#define read_c0_intctl() __read_32bit_c0_register($12, 1)
1002#define write_c0_intctl(val) __write_32bit_c0_register($12, 1, val)
1003
1004#define read_c0_srsctl() __read_32bit_c0_register($12, 2)
1005#define write_c0_srsctl(val) __write_32bit_c0_register($12, 2, val)
1006
1007#define read_c0_srsmap() __read_32bit_c0_register($12, 3)
1008#define write_c0_srsmap(val) __write_32bit_c0_register($12, 3, val)
1009
1010#define read_c0_ebase() __read_32bit_c0_register($15,1)
1011#define write_c0_ebase(val) __write_32bit_c0_register($15, 1, val)
1012
987/* 1013/*
988 * Macros to access the floating point coprocessor control registers 1014 * Macros to access the floating point coprocessor control registers
989 */ 1015 */
@@ -1357,6 +1383,8 @@ __BUILD_SET_C0(status)
1357__BUILD_SET_C0(cause) 1383__BUILD_SET_C0(cause)
1358__BUILD_SET_C0(config) 1384__BUILD_SET_C0(config)
1359__BUILD_SET_C0(intcontrol) 1385__BUILD_SET_C0(intcontrol)
1386__BUILD_SET_C0(intctl)
1387__BUILD_SET_C0(srsmap)
1360 1388
1361#endif /* !__ASSEMBLY__ */ 1389#endif /* !__ASSEMBLY__ */
1362 1390