aboutsummaryrefslogtreecommitdiffstats
diff options
context:
space:
mode:
-rw-r--r--arch/arm/mach-exynos/Makefile2
-rw-r--r--arch/arm/mach-exynos/setup-i2c0.c9
2 files changed, 7 insertions, 4 deletions
diff --git a/arch/arm/mach-exynos/Makefile b/arch/arm/mach-exynos/Makefile
index 995e7cc02bec..2117f0257ef3 100644
--- a/arch/arm/mach-exynos/Makefile
+++ b/arch/arm/mach-exynos/Makefile
@@ -52,7 +52,7 @@ obj-$(CONFIG_EXYNOS4_DEV_DWMCI) += dev-dwmci.o
52obj-$(CONFIG_EXYNOS4_DEV_DMA) += dma.o 52obj-$(CONFIG_EXYNOS4_DEV_DMA) += dma.o
53obj-$(CONFIG_EXYNOS4_DEV_USB_OHCI) += dev-ohci.o 53obj-$(CONFIG_EXYNOS4_DEV_USB_OHCI) += dev-ohci.o
54 54
55obj-$(CONFIG_ARCH_EXYNOS4) += setup-i2c0.o 55obj-$(CONFIG_ARCH_EXYNOS) += setup-i2c0.o
56obj-$(CONFIG_EXYNOS4_SETUP_FIMC) += setup-fimc.o 56obj-$(CONFIG_EXYNOS4_SETUP_FIMC) += setup-fimc.o
57obj-$(CONFIG_EXYNOS4_SETUP_FIMD0) += setup-fimd0.o 57obj-$(CONFIG_EXYNOS4_SETUP_FIMD0) += setup-fimd0.o
58obj-$(CONFIG_EXYNOS4_SETUP_I2C1) += setup-i2c1.o 58obj-$(CONFIG_EXYNOS4_SETUP_I2C1) += setup-i2c1.o
diff --git a/arch/arm/mach-exynos/setup-i2c0.c b/arch/arm/mach-exynos/setup-i2c0.c
index d395bd17c38b..b90d94c17f7c 100644
--- a/arch/arm/mach-exynos/setup-i2c0.c
+++ b/arch/arm/mach-exynos/setup-i2c0.c
@@ -1,7 +1,5 @@
1/* 1/*
2 * linux/arch/arm/mach-exynos4/setup-i2c0.c 2 * Copyright (c) 2009-2012 Samsung Electronics Co., Ltd.
3 *
4 * Copyright (c) 2009-2010 Samsung Electronics Co., Ltd.
5 * http://www.samsung.com/ 3 * http://www.samsung.com/
6 * 4 *
7 * I2C0 GPIO configuration. 5 * I2C0 GPIO configuration.
@@ -18,9 +16,14 @@ struct platform_device; /* don't need the contents */
18#include <linux/gpio.h> 16#include <linux/gpio.h>
19#include <plat/iic.h> 17#include <plat/iic.h>
20#include <plat/gpio-cfg.h> 18#include <plat/gpio-cfg.h>
19#include <plat/cpu.h>
21 20
22void s3c_i2c0_cfg_gpio(struct platform_device *dev) 21void s3c_i2c0_cfg_gpio(struct platform_device *dev)
23{ 22{
23 if (soc_is_exynos5250())
24 /* will be implemented with gpio function */
25 return;
26
24 s3c_gpio_cfgall_range(EXYNOS4_GPD1(0), 2, 27 s3c_gpio_cfgall_range(EXYNOS4_GPD1(0), 2,
25 S3C_GPIO_SFN(2), S3C_GPIO_PULL_UP); 28 S3C_GPIO_SFN(2), S3C_GPIO_PULL_UP);
26} 29}