ASoC: tegra: add Tegra114 support to the AHUB driver

Tegra114's AHUB shares a design with Tegra30, with the followin changes:
* Supports more (10 vs. 4) bi-directional FIFO channels into RAM.
* Requires a separate block of registers to support the above.
* Supports more attached clients, i.e. new audio multiplexing and
  de-multiplexing modules.
* Is affected by more clocks due to the above.

This change fully defines the device tree binding changes required to
represent these changes, and minimally extends the driver to support
the new hardware, without exposing any of the new FIFO channels.

Signed-off-by: Stephen Warren <swarren@nvidia.com>
Signed-off-by: Mark Brown <broonie@opensource.wolfsonmicro.com>

2 files changed, 63 insertions, 17 deletions

diff --git a/sound/soc/tegra/tegra30_ahub.c b/sound/soc/tegra/tegra30_ahub.c
index e5cfb4ac41ba..4405c3a8c08c 100644
--- a/sound/soc/tegra/tegra30_ahub.c
+++ b/sound/soc/tegra/tegra30_ahub.c
@@ -287,16 +287,27 @@ int tegra30_ahub_unset_rx_cif_source(enum tegra30_ahub_rxcif rxcif)
 }
 EXPORT_SYMBOL_GPL(tegra30_ahub_unset_rx_cif_source);
 
-static const char * const configlink_clocks[] = {
-        "i2s0",
-        "i2s1",
-        "i2s2",
-        "i2s3",
-        "i2s4",
-        "dam0",
-        "dam1",
-        "dam2",
-        "spdif_in",
+#define CLK_LIST_MASK_TEGRA30   BIT(0)
+#define CLK_LIST_MASK_TEGRA114  BIT(1)
+
+#define CLK_LIST_MASK_TEGRA30_OR_LATER \
+                (CLK_LIST_MASK_TEGRA30 | CLK_LIST_MASK_TEGRA114)
+
+static const struct {
+        const char *clk_name;
+        u32 clk_list_mask;
+} configlink_clocks[] = {
+        { "i2s0", CLK_LIST_MASK_TEGRA30_OR_LATER },
+        { "i2s1", CLK_LIST_MASK_TEGRA30_OR_LATER },
+        { "i2s2", CLK_LIST_MASK_TEGRA30_OR_LATER },
+        { "i2s3", CLK_LIST_MASK_TEGRA30_OR_LATER },
+        { "i2s4", CLK_LIST_MASK_TEGRA30_OR_LATER },
+        { "dam0", CLK_LIST_MASK_TEGRA30_OR_LATER },
+        { "dam1", CLK_LIST_MASK_TEGRA30_OR_LATER },
+        { "dam2", CLK_LIST_MASK_TEGRA30_OR_LATER },
+        { "spdif_in", CLK_LIST_MASK_TEGRA30_OR_LATER },
+        { "amx", CLK_LIST_MASK_TEGRA114 },
+        { "adx", CLK_LIST_MASK_TEGRA114 },
 };
 
 #define LAST_REG(name) \
@@ -424,8 +435,24 @@ static const struct regmap_config tegra30_ahub_ahub_regmap_config = {
         .cache_type = REGCACHE_RBTREE,
 };
 
+static struct tegra30_ahub_soc_data soc_data_tegra30 = {
+        .clk_list_mask = CLK_LIST_MASK_TEGRA30,
+};
+
+static struct tegra30_ahub_soc_data soc_data_tegra114 = {
+        .clk_list_mask = CLK_LIST_MASK_TEGRA114,
+};
+
+static const struct of_device_id tegra30_ahub_of_match[] = {
+        { .compatible = "nvidia,tegra114-ahub", .data = &soc_data_tegra114 },
+        { .compatible = "nvidia,tegra30-ahub",  .data = &soc_data_tegra30 },
+        {},
+};
+
 static int tegra30_ahub_probe(struct platform_device *pdev)
 {
+        const struct of_device_id *match;
+        const struct tegra30_ahub_soc_data *soc_data;
         struct clk *clk;
         int i;
         struct resource *res0, *res1, *region;
@@ -436,16 +463,24 @@ static int tegra30_ahub_probe(struct platform_device *pdev)
         if (ahub)
                 return -ENODEV;
 
+        match = of_match_device(tegra30_ahub_of_match, &pdev->dev);
+        if (!match)
+                return -EINVAL;
+        soc_data = match->data;
+
         /*
          * The AHUB hosts a register bus: the "configlink". For this to
          * operate correctly, all devices on this bus must be out of reset.
          * Ensure that here.
          */
         for (i = 0; i < ARRAY_SIZE(configlink_clocks); i++) {
-                clk = clk_get(&pdev->dev, configlink_clocks[i]);
+                if (!(configlink_clocks[i].clk_list_mask &
+                                        soc_data->clk_list_mask))
+                        continue;
+                clk = clk_get(&pdev->dev, configlink_clocks[i].clk_name);
                 if (IS_ERR(clk)) {
                         dev_err(&pdev->dev, "Can't get clock %s\n",
-                                configlink_clocks[i]);
+                                configlink_clocks[i].clk_name);
                         ret = PTR_ERR(clk);
                         goto err;
                 }
@@ -592,11 +627,6 @@ static int tegra30_ahub_remove(struct platform_device *pdev)
         return 0;
 }
 
-static const struct of_device_id tegra30_ahub_of_match[] = {
-        { .compatible = "nvidia,tegra30-ahub", },
-        {},
-};
-
 static const struct dev_pm_ops tegra30_ahub_pm_ops = {
         SET_RUNTIME_PM_OPS(tegra30_ahub_runtime_suspend,
                            tegra30_ahub_runtime_resume, NULL)
diff --git a/sound/soc/tegra/tegra30_ahub.h b/sound/soc/tegra/tegra30_ahub.h
index e690e2eecc92..7189be9e2970 100644
--- a/sound/soc/tegra/tegra30_ahub.h
+++ b/sound/soc/tegra/tegra30_ahub.h
@@ -468,7 +468,23 @@ extern int tegra30_ahub_set_rx_cif_source(enum tegra30_ahub_rxcif rxcif,
                                           enum tegra30_ahub_txcif txcif);
 extern int tegra30_ahub_unset_rx_cif_source(enum tegra30_ahub_rxcif rxcif);
 
+struct tegra30_ahub_soc_data {
+        u32 clk_list_mask;
+        /*
+         * FIXME: There are many more differences in HW, such as:
+         * - More APBIF channels.
+         * - Extra separate chunks of register address space to represent
+         *   the extra APBIF channels.
+         * - More units connected to the AHUB, so that tegra30_ahub_[rt]xcif
+         *   need expansion, coupled with there being more defined bits in
+         *   the AHUB routing registers.
+         * However, the driver doesn't support those new features yet, so we
+         * don't represent them here yet.
+         */
+};
+
 struct tegra30_ahub {
+        const struct tegra30_ahub_soc_data *soc_data;
         struct device *dev;
         struct clk *clk_d_audio;
         struct clk *clk_apbif;