aboutsummaryrefslogtreecommitdiffstats
path: root/sound/soc/codecs/tlv320dac33.c
diff options
context:
space:
mode:
authorMark Brown <broonie@opensource.wolfsonmicro.com>2010-03-19 15:39:23 -0400
committerMark Brown <broonie@opensource.wolfsonmicro.com>2010-03-19 15:39:23 -0400
commit4ca612ebdb795d15714487576cfb2e0f7173f0a4 (patch)
tree42ac8910dd54085747d238e046a3f25b54847001 /sound/soc/codecs/tlv320dac33.c
parentb2dfa62c525fbe4d89790b6fa90af7c3f1c052ae (diff)
parent6937c947d31186750f72c9f8c942bbcc6fe63585 (diff)
Merge branch 'for-2.6.34' into for-2.6.35
Diffstat (limited to 'sound/soc/codecs/tlv320dac33.c')
-rw-r--r--sound/soc/codecs/tlv320dac33.c10
1 files changed, 3 insertions, 7 deletions
diff --git a/sound/soc/codecs/tlv320dac33.c b/sound/soc/codecs/tlv320dac33.c
index a6f19271aaea..ee2e1e36d995 100644
--- a/sound/soc/codecs/tlv320dac33.c
+++ b/sound/soc/codecs/tlv320dac33.c
@@ -762,7 +762,7 @@ static int dac33_prepare_chip(struct snd_pcm_substream *substream)
762 if (dac33->fifo_mode) { 762 if (dac33->fifo_mode) {
763 /* Generic for all FIFO modes */ 763 /* Generic for all FIFO modes */
764 /* 50-51 : ASRC Control registers */ 764 /* 50-51 : ASRC Control registers */
765 dac33_write(codec, DAC33_ASRC_CTRL_A, (1 << 4)); /* div=2 */ 765 dac33_write(codec, DAC33_ASRC_CTRL_A, DAC33_SRCLKDIV(1));
766 dac33_write(codec, DAC33_ASRC_CTRL_B, 1); /* ??? */ 766 dac33_write(codec, DAC33_ASRC_CTRL_B, 1); /* ??? */
767 767
768 /* Write registers 0x34 and 0x35 (MSB, LSB) */ 768 /* Write registers 0x34 and 0x35 (MSB, LSB) */
@@ -1028,11 +1028,7 @@ static int dac33_set_dai_fmt(struct snd_soc_dai *codec_dai,
1028 case SND_SOC_DAIFMT_DSP_A: 1028 case SND_SOC_DAIFMT_DSP_A:
1029 aictrl_a |= DAC33_AFMT_DSP; 1029 aictrl_a |= DAC33_AFMT_DSP;
1030 aictrl_b &= ~DAC33_DATA_DELAY_MASK; 1030 aictrl_b &= ~DAC33_DATA_DELAY_MASK;
1031 aictrl_b |= DAC33_DATA_DELAY(1); /* 1 bit delay */ 1031 aictrl_b |= DAC33_DATA_DELAY(0);
1032 break;
1033 case SND_SOC_DAIFMT_DSP_B:
1034 aictrl_a |= DAC33_AFMT_DSP;
1035 aictrl_b &= ~DAC33_DATA_DELAY_MASK; /* No delay */
1036 break; 1032 break;
1037 case SND_SOC_DAIFMT_RIGHT_J: 1033 case SND_SOC_DAIFMT_RIGHT_J:
1038 aictrl_a |= DAC33_AFMT_RIGHT_J; 1034 aictrl_a |= DAC33_AFMT_RIGHT_J;
@@ -1056,7 +1052,7 @@ static void dac33_init_chip(struct snd_soc_codec *codec)
1056{ 1052{
1057 /* 44-46: DAC Control Registers */ 1053 /* 44-46: DAC Control Registers */
1058 /* A : DAC sample rate Fsref/1.5 */ 1054 /* A : DAC sample rate Fsref/1.5 */
1059 dac33_write(codec, DAC33_DAC_CTRL_A, DAC33_DACRATE(1)); 1055 dac33_write(codec, DAC33_DAC_CTRL_A, DAC33_DACRATE(0));
1060 /* B : DAC src=normal, not muted */ 1056 /* B : DAC src=normal, not muted */
1061 dac33_write(codec, DAC33_DAC_CTRL_B, DAC33_DACSRCR_RIGHT | 1057 dac33_write(codec, DAC33_DAC_CTRL_B, DAC33_DACSRCR_RIGHT |
1062 DAC33_DACSRCL_LEFT); 1058 DAC33_DACSRCL_LEFT);