aboutsummaryrefslogtreecommitdiffstats
path: root/sound/pci/ice1712/phase.c
diff options
context:
space:
mode:
authorTakashi Iwai <tiwai@suse.de>2007-01-29 09:25:40 -0500
committerJaroslav Kysela <perex@suse.cz>2007-02-09 03:03:15 -0500
commit189bc171434e84797f586130fca8eb4df3746e3f (patch)
treea7acde978684639db7ddbb8ccda20e6f0f96d2e0 /sound/pci/ice1712/phase.c
parentbcb4d788f573805c74ac4f39a622b30955b2f916 (diff)
[ALSA] ice1712 - Reorganize existing eeprom data
Reorganize EEPROM data (in C99 style). Signed-of-by: Philipp Matthias Hahn <pmhahn@pmhahn.de> Signed-off-by: Takashi Iwai <tiwai@suse.de> Signed-off-by: Jaroslav Kysela <perex@suse.cz>
Diffstat (limited to 'sound/pci/ice1712/phase.c')
-rw-r--r--sound/pci/ice1712/phase.c52
1 files changed, 26 insertions, 26 deletions
diff --git a/sound/pci/ice1712/phase.c b/sound/pci/ice1712/phase.c
index e08d73f4ff85..c7f6615d60d2 100644
--- a/sound/pci/ice1712/phase.c
+++ b/sound/pci/ice1712/phase.c
@@ -153,35 +153,35 @@ static int __devinit phase22_add_controls(struct snd_ice1712 *ice)
153} 153}
154 154
155static unsigned char phase22_eeprom[] __devinitdata = { 155static unsigned char phase22_eeprom[] __devinitdata = {
156 0x00, /* SYSCONF: 1xADC, 1xDACs */ 156 [ICE_EEP2_SYSCONF] = 0x00, /* 1xADC, 1xDACs */
157 0x80, /* ACLINK: I2S */ 157 [ICE_EEP2_ACLINK] = 0x80, /* I2S */
158 0xf8, /* I2S: vol, 96k, 24bit*/ 158 [ICE_EEP2_I2S] = 0xf8, /* vol, 96k, 24bit */
159 0xc3, /* SPDIF: out-en, out-int, spdif-in */ 159 [ICE_EEP2_SPDIF] = 0xc3, /* out-en, out-int, spdif-in */
160 0xFF, /* GPIO_DIR */ 160 [ICE_EEP2_GPIO_DIR] = 0xff,
161 0xFF, /* GPIO_DIR1 */ 161 [ICE_EEP2_GPIO_DIR1] = 0xff,
162 0xFF, /* GPIO_DIR2 */ 162 [ICE_EEP2_GPIO_DIR2] = 0xff,
163 0x00, /* GPIO_MASK */ 163 [ICE_EEP2_GPIO_MASK] = 0x00,
164 0x00, /* GPIO_MASK1 */ 164 [ICE_EEP2_GPIO_MASK1] = 0x00,
165 0x00, /* GPIO_MASK2 */ 165 [ICE_EEP2_GPIO_MASK2] = 0x00,
166 0x00, /* GPIO_STATE: */ 166 [ICE_EEP2_GPIO_STATE] = 0x00,
167 0x00, /* GPIO_STATE1: */ 167 [ICE_EEP2_GPIO_STATE1] = 0x00,
168 0x00, /* GPIO_STATE2 */ 168 [ICE_EEP2_GPIO_STATE2] = 0x00,
169}; 169};
170 170
171static unsigned char phase28_eeprom[] __devinitdata = { 171static unsigned char phase28_eeprom[] __devinitdata = {
172 0x0b, /* SYSCONF: clock 512, spdif-in/ADC, 4DACs */ 172 [ICE_EEP2_SYSCONF] = 0x0b, /* clock 512, spdif-in/ADC, 4DACs */
173 0x80, /* ACLINK: I2S */ 173 [ICE_EEP2_ACLINK] = 0x80, /* I2S */
174 0xfc, /* I2S: vol, 96k, 24bit, 192k */ 174 [ICE_EEP2_I2S] = 0xfc, /* vol, 96k, 24bit, 192k */
175 0xc3, /* SPDIF: out-en, out-int, spdif-in */ 175 [ICE_EEP2_SPDIF] = 0xc3, /* out-en, out-int, spdif-in */
176 0xff, /* GPIO_DIR */ 176 [ICE_EEP2_GPIO_DIR] = 0xff,
177 0xff, /* GPIO_DIR1 */ 177 [ICE_EEP2_GPIO_DIR1] = 0xff,
178 0x5f, /* GPIO_DIR2 */ 178 [ICE_EEP2_GPIO_DIR2] = 0x5f,
179 0x00, /* GPIO_MASK */ 179 [ICE_EEP2_GPIO_MASK] = 0x00,
180 0x00, /* GPIO_MASK1 */ 180 [ICE_EEP2_GPIO_MASK1] = 0x00,
181 0x00, /* GPIO_MASK2 */ 181 [ICE_EEP2_GPIO_MASK2] = 0x00,
182 0x00, /* GPIO_STATE */ 182 [ICE_EEP2_GPIO_STATE] = 0x00,
183 0x00, /* GPIO_STATE1 */ 183 [ICE_EEP2_GPIO_STATE1] = 0x00,
184 0x00, /* GPIO_STATE2 */ 184 [ICE_EEP2_GPIO_STATE2] = 0x00,
185}; 185};
186 186
187/* 187/*