diff options
| author | Florian Fainelli <f.fainelli@gmail.com> | 2014-08-22 21:55:45 -0400 |
|---|---|---|
| committer | David S. Miller <davem@davemloft.net> | 2014-08-23 14:39:09 -0400 |
| commit | b8f9a02924bbeb0c46ca4c19561cbe765b80e264 (patch) | |
| tree | 6990b37910085fec8a0b832f807d9e2c22ff73de /lib/reed_solomon | |
| parent | a9f6309585cbefa4a7f08c9017ca482c3222323a (diff) | |
net: phy: bcm7xxx: enable EEE at the PHY level
The 28nm Gigabit PHY on BCM7xxx chips comes out of reset with absolutely
no EEE capabilities, such that we would actually return that we do not
support EEE when accessing 3.20 (MDIO_PCS_EEE_ABLE) registers.
Poke through the vendor-specific C45 register to enable EEE globally at
the PHY level, and advertise supported EEE modes.
Signed-off-by: Florian Fainelli <f.fainelli@gmail.com>
Signed-off-by: David S. Miller <davem@davemloft.net>
Diffstat (limited to 'lib/reed_solomon')
0 files changed, 0 insertions, 0 deletions