diff options
author | Haavard Skinnemoen <hskinnemoen@atmel.com> | 2007-11-28 09:04:01 -0500 |
---|---|---|
committer | Haavard Skinnemoen <hskinnemoen@atmel.com> | 2007-12-07 08:54:46 -0500 |
commit | 2507bc1338e43eadfef5b604d2c47e4f8180718f (patch) | |
tree | 4bc3c14114ba96efb8e9e4f2c0925fb92b669a19 /include | |
parent | 8dfe8f29cd371affcc3c6b35658dc4bd95ee7b61 (diff) |
[AVR32] Follow the rules when dealing with the OCD system
The current debug trap handling code does a number of things that are
illegal according to the AVR32 Architecture manual. Most importantly,
it may try to schedule from Debug Mode, thus clearing the D bit, which
can lead to "undefined behaviour".
It seems like this works in most cases, but several people have
observed somewhat unstable behaviour when debugging programs,
including soft lockups. So there's definitely something which is not
right with the existing code.
The new code will never schedule from Debug mode, it will always exit
Debug mode with a "retd" instruction, and if something not running in
Debug mode needs to do something debug-related (like doing a single
step), it will enter debug mode through a "breakpoint" instruction.
The monitor code will then return directly to user space, bypassing
its own saved registers if necessary (since we don't actually care
about the trapped context, only the one that came before.)
This adds three instructions to the common exception handling code,
including one branch. It does not touch super-hot paths like the TLB
miss handler.
Signed-off-by: Haavard Skinnemoen <hskinnemoen@atmel.com>
Diffstat (limited to 'include')
-rw-r--r-- | include/asm-avr32/processor.h | 3 | ||||
-rw-r--r-- | include/asm-avr32/thread_info.h | 12 |
2 files changed, 11 insertions, 4 deletions
diff --git a/include/asm-avr32/processor.h b/include/asm-avr32/processor.h index 6a64833756a6..a52576b25afe 100644 --- a/include/asm-avr32/processor.h +++ b/include/asm-avr32/processor.h | |||
@@ -139,6 +139,9 @@ extern void show_regs_log_lvl(struct pt_regs *regs, const char *log_lvl); | |||
139 | extern void show_stack_log_lvl(struct task_struct *tsk, unsigned long sp, | 139 | extern void show_stack_log_lvl(struct task_struct *tsk, unsigned long sp, |
140 | struct pt_regs *regs, const char *log_lvl); | 140 | struct pt_regs *regs, const char *log_lvl); |
141 | 141 | ||
142 | #define task_pt_regs(p) \ | ||
143 | ((struct pt_regs *)(THREAD_SIZE + task_stack_page(p)) - 1) | ||
144 | |||
142 | #define KSTK_EIP(tsk) ((tsk)->thread.cpu_context.pc) | 145 | #define KSTK_EIP(tsk) ((tsk)->thread.cpu_context.pc) |
143 | #define KSTK_ESP(tsk) ((tsk)->thread.cpu_context.ksp) | 146 | #define KSTK_ESP(tsk) ((tsk)->thread.cpu_context.ksp) |
144 | 147 | ||
diff --git a/include/asm-avr32/thread_info.h b/include/asm-avr32/thread_info.h index 67e7aae89e1f..184b574289b4 100644 --- a/include/asm-avr32/thread_info.h +++ b/include/asm-avr32/thread_info.h | |||
@@ -25,6 +25,11 @@ struct thread_info { | |||
25 | unsigned long flags; /* low level flags */ | 25 | unsigned long flags; /* low level flags */ |
26 | __u32 cpu; | 26 | __u32 cpu; |
27 | __s32 preempt_count; /* 0 => preemptable, <0 => BUG */ | 27 | __s32 preempt_count; /* 0 => preemptable, <0 => BUG */ |
28 | __u32 rar_saved; /* return address... */ | ||
29 | __u32 rsr_saved; /* ...and status register | ||
30 | saved by debug handler | ||
31 | when setting up | ||
32 | trampoline */ | ||
28 | struct restart_block restart_block; | 33 | struct restart_block restart_block; |
29 | __u8 supervisor_stack[0]; | 34 | __u8 supervisor_stack[0]; |
30 | }; | 35 | }; |
@@ -78,8 +83,8 @@ static inline struct thread_info *current_thread_info(void) | |||
78 | #define TIF_NEED_RESCHED 2 /* rescheduling necessary */ | 83 | #define TIF_NEED_RESCHED 2 /* rescheduling necessary */ |
79 | #define TIF_POLLING_NRFLAG 3 /* true if poll_idle() is polling | 84 | #define TIF_POLLING_NRFLAG 3 /* true if poll_idle() is polling |
80 | TIF_NEED_RESCHED */ | 85 | TIF_NEED_RESCHED */ |
81 | #define TIF_BREAKPOINT 4 /* true if we should break after return */ | 86 | #define TIF_BREAKPOINT 4 /* enter monitor mode on return */ |
82 | #define TIF_SINGLE_STEP 5 /* single step after next break */ | 87 | #define TIF_SINGLE_STEP 5 /* single step in progress */ |
83 | #define TIF_MEMDIE 6 | 88 | #define TIF_MEMDIE 6 |
84 | #define TIF_RESTORE_SIGMASK 7 /* restore signal mask in do_signal */ | 89 | #define TIF_RESTORE_SIGMASK 7 /* restore signal mask in do_signal */ |
85 | #define TIF_CPU_GOING_TO_SLEEP 8 /* CPU is entering sleep 0 mode */ | 90 | #define TIF_CPU_GOING_TO_SLEEP 8 /* CPU is entering sleep 0 mode */ |
@@ -89,7 +94,6 @@ static inline struct thread_info *current_thread_info(void) | |||
89 | #define _TIF_SIGPENDING (1 << TIF_SIGPENDING) | 94 | #define _TIF_SIGPENDING (1 << TIF_SIGPENDING) |
90 | #define _TIF_NEED_RESCHED (1 << TIF_NEED_RESCHED) | 95 | #define _TIF_NEED_RESCHED (1 << TIF_NEED_RESCHED) |
91 | #define _TIF_POLLING_NRFLAG (1 << TIF_POLLING_NRFLAG) | 96 | #define _TIF_POLLING_NRFLAG (1 << TIF_POLLING_NRFLAG) |
92 | #define _TIF_BREAKPOINT (1 << TIF_BREAKPOINT) | ||
93 | #define _TIF_SINGLE_STEP (1 << TIF_SINGLE_STEP) | 97 | #define _TIF_SINGLE_STEP (1 << TIF_SINGLE_STEP) |
94 | #define _TIF_MEMDIE (1 << TIF_MEMDIE) | 98 | #define _TIF_MEMDIE (1 << TIF_MEMDIE) |
95 | #define _TIF_RESTORE_SIGMASK (1 << TIF_RESTORE_SIGMASK) | 99 | #define _TIF_RESTORE_SIGMASK (1 << TIF_RESTORE_SIGMASK) |
@@ -108,6 +112,6 @@ static inline struct thread_info *current_thread_info(void) | |||
108 | /* work to do on any return to userspace */ | 112 | /* work to do on any return to userspace */ |
109 | #define _TIF_ALLWORK_MASK (_TIF_WORK_MASK | (1 << TIF_SYSCALL_TRACE)) | 113 | #define _TIF_ALLWORK_MASK (_TIF_WORK_MASK | (1 << TIF_SYSCALL_TRACE)) |
110 | /* work to do on return from debug mode */ | 114 | /* work to do on return from debug mode */ |
111 | #define _TIF_DBGWORK_MASK (_TIF_WORK_MASK | (1 << TIF_SINGLE_STEP)) | 115 | #define _TIF_DBGWORK_MASK (_TIF_WORK_MASK & ~(1 << TIF_BREAKPOINT)) |
112 | 116 | ||
113 | #endif /* __ASM_AVR32_THREAD_INFO_H */ | 117 | #endif /* __ASM_AVR32_THREAD_INFO_H */ |