aboutsummaryrefslogtreecommitdiffstats
path: root/include/mtd/mtd-abi.h
diff options
context:
space:
mode:
authorJoern Engel <joern@wh.fh-wedel.de>2006-05-22 17:18:29 -0400
committerJoern Engel <joern@wh.fh-wedel.de>2006-05-22 17:18:29 -0400
commit5fa433942ba4e399f7e28764c9db4ade89e91d40 (patch)
tree29a2691729645bf27fd2d7d8d61a5c720c6569c1 /include/mtd/mtd-abi.h
parentc8b229de2b05c2b3e8d282ce260935a88ac030ca (diff)
[MTD] Introduce MTD_BIT_WRITEABLE
o Add a flag MTD_BIT_WRITEABLE for devices that allow single bits to be cleared. o Replace MTD_PROGRAM_REGIONS with a cleared MTD_BIT_WRITEABLE flag for STMicro and Intel Sibley flashes with internal ECC. Those flashes disallow clearing of single bits, unlike regular NOR flashes, so the new flag models their behaviour better. o Remove MTD_ECC. After the STMicro/Sibley merge, this flag is only set and never checked. Signed-off-by: Joern Engel <joern@wh.fh-wedel.de>
Diffstat (limited to 'include/mtd/mtd-abi.h')
-rw-r--r--include/mtd/mtd-abi.h7
1 files changed, 3 insertions, 4 deletions
diff --git a/include/mtd/mtd-abi.h b/include/mtd/mtd-abi.h
index 520a3b483100..1e09e4c8f485 100644
--- a/include/mtd/mtd-abi.h
+++ b/include/mtd/mtd-abi.h
@@ -30,14 +30,13 @@ struct mtd_oob_buf {
30#define MTD_NANDFLASH 4 30#define MTD_NANDFLASH 4
31#define MTD_DATAFLASH 6 31#define MTD_DATAFLASH 6
32 32
33#define MTD_ECC 128 // Device capable of automatic ECC
34#define MTD_PROGRAM_REGIONS 512 // Configurable Programming Regions
35#define MTD_WRITEABLE 0x400 /* Device is writeable */ 33#define MTD_WRITEABLE 0x400 /* Device is writeable */
34#define MTD_BIT_WRITEABLE 0x800 /* Single bits can be flipped */
36 35
37// Some common devices / combinations of capabilities 36// Some common devices / combinations of capabilities
38#define MTD_CAP_ROM 0 37#define MTD_CAP_ROM 0
39#define MTD_CAP_RAM (MTD_WRITEABLE) 38#define MTD_CAP_RAM (MTD_WRITEABLE | MTD_BIT_WRITEABLE)
40#define MTD_CAP_NORFLASH (MTD_WRITEABLE) 39#define MTD_CAP_NORFLASH (MTD_WRITEABLE | MTD_BIT_WRITEABLE)
41#define MTD_CAP_NANDFLASH (MTD_WRITEABLE) 40#define MTD_CAP_NANDFLASH (MTD_WRITEABLE)
42 41
43 42