litmus-rt.git - The LITMUS^RT kernel.

The LITMUS^RT kernel.

Bjoern Brandenburg

about summary refs log tree commit diff stats

diff options

author	Li Zefan <lizf@cn.fujitsu.com>	2011-06-07 23:56:44 -0400
committer	Chris Mason <chris.mason@oracle.com>	2011-06-11 08:31:55 -0400
commit	30b4caf5d73af5c99cf1b2b46496d8bc35330992 (patch)
tree	009c4e72049ec03e6e7254b8b8c15e5af7c7e1ad /include/linux/workqueue.h
parent	22b63a2971c5657dfc1bf4514f9410fc90c8b2c2 (diff)

Btrfs: use join_transaction in btrfs_evict_inode()

The WARN_ON() in start_transaction() was triggered while balancing. The cause is btrfs_relocate_chunk() started a transaction and then called iput() on the inode that stores free space cache, and iput() called btrfs_start_transaction() again. Reported-by: Tsutomu Itoh <t-itoh@jp.fujitsu.com> Signed-off-by: Li Zefan <lizf@cn.fujitsu.com> Reviewed-by: Josef Bacik <josef@redhat.com> Signed-off-by: Chris Mason <chris.mason@oracle.com>

Diffstat (limited to 'include/linux/workqueue.h')

0 files changed, 0 insertions, 0 deletions

an> #define TCM825X_AWBSW 0x0A80 #define TCM825X_MRG 0x0BFF #define TCM825X_MBG 0x0CFF #define TCM825X_GAMSW 0x0D80 #define TCM825X_HDTG 0x0EFF #define TCM825X_VDTG 0x0FFF #define TCM825X_HDTCORE 0x10F0 #define TCM825X_VDTCORE 0x100F #define TCM825X_CONT 0x11FF #define TCM825X_BRIGHT 0x12FF #define TCM825X_VHUE 0x137F #define TCM825X_UHUE 0x147F #define TCM825X_VGAIN 0x153F #define TCM825X_UGAIN 0x163F #define TCM825X_UVCORE 0x170F #define TCM825X_SATU 0x187F #define TCM825X_MHMODE 0x1980 #define TCM825X_MHLPFSEL 0x1940 #define TCM825X_YMODE 0x1930 #define TCM825X_MIXHG 0x1907 #define TCM825X_LENS 0x1A3F #define TCM825X_AGLIM 0x1BE0 #define TCM825X_LENSRPOL 0x1B10 #define TCM825X_LENSRGAIN 0x1B0F #define TCM825X_ES100S 0x1CFF #define TCM825X_ES120S 0x1DFF #define TCM825X_DMASK 0x1EC0 #define TCM825X_CODESW 0x1E20 #define TCM825X_CODESEL 0x1E10 #define TCM825X_TESPIC 0x1E04 #define TCM825X_PICSEL 0x1E03 #define TCM825X_HNUM 0x20FF #define TCM825X_VOUTPH 0x287F #define TCM825X_ESROUT 0x327F #define TCM825X_ESROUT2 0x33FF #define TCM825X_AGOUT 0x34FF #define TCM825X_DGOUT 0x353F #define TCM825X_AGSLOW1 0x39C0 #define TCM825X_FLLSMODE 0x3930 #define TCM825X_FLLSLIM 0x390F #define TCM825X_DETSEL 0x3AF0 #define TCM825X_ACDETNC 0x3A0F #define TCM825X_AGSLOW2 0x3BC0 #define TCM825X_DG 0x3B3F #define TCM825X_REJHLEV 0x3CFF #define TCM825X_ALCLOCK 0x3D80 #define TCM825X_FPSLNKSW 0x3D40 #define TCM825X_ALCSPD 0x3D30 #define TCM825X_REJH 0x3D03 #define TCM825X_SHESRSW 0x3E80 #define TCM825X_ESLIMSEL 0x3E40 #define TCM825X_SHESRSPD 0x3E30 #define TCM825X_ELSTEP 0x3E0C #define TCM825X_ELSTART 0x3E03 #define TCM825X_AGMIN 0x3FFF #define TCM825X_PREGRG 0x423F #define TCM825X_PREGBG 0x433F #define TCM825X_PRERG 0x443F #define TCM825X_PREBG 0x453F #define TCM825X_MSKBR 0x477F #define TCM825X_MSKGR 0x487F #define TCM825X_MSKRB 0x497F #define TCM825X_MSKGB 0x4A7F #define TCM825X_MSKRG 0x4B7F #define TCM825X_MSKBG 0x4C7F #define TCM825X_HDTCSW 0x4D80 #define TCM825X_VDTCSW 0x4D40 #define TCM825X_DTCYL 0x4D3F #define TCM825X_HDTPSW 0x4E80 #define TCM825X_VDTPSW 0x4E40 #define TCM825X_DTCGAIN 0x4E3F #define TCM825X_DTLLIMSW 0x4F10 #define TCM825X_DTLYLIM 0x4F0F #define TCM825X_YLCUTLMSK 0x5080 #define TCM825X_YLCUTL 0x503F #define TCM825X_YLCUTHMSK 0x5180 #define TCM825X_YLCUTH 0x513F #define TCM825X_UVSKNC 0x527F #define TCM825X_UVLJ 0x537F #define TCM825X_WBGMIN 0x54FF #define TCM825X_WBGMAX 0x55FF #define TCM825X_WBSPDUP 0x5603 #define TCM825X_ALLAREA 0x5820 #define TCM825X_WBLOCK 0x5810 #define TCM825X_WB2SP 0x580F #define TCM825X_KIZUSW 0x5920 #define TCM825X_PBRSW 0x5910 #define TCM825X_ABCSW 0x5903 #define TCM825X_PBDLV 0x5AFF #define TCM825X_PBC1LV 0x5BFF #define TCM825X_NUM_REGS (TCM825X_ADDR(TCM825X_PBC1LV) + 1) #define TCM825X_BYTES_PER_PIXEL 2 #define TCM825X_REG_TERM 0xff /* terminating list entry for reg */ #define TCM825X_VAL_TERM 0xff /* terminating list entry for val */ /* define a structure for tcm825x register initialization values */ struct tcm825x_reg { u8 val; u16 reg; }; enum image_size { subQCIF = 0, QQVGA, QCIF, QVGA, CIF, VGA }; enum pixel_format { YUV422 = 0, RGB565 }; #define NUM_IMAGE_SIZES 6 #define NUM_PIXEL_FORMATS 2 #define TCM825X_XCLK_MIN 11900000 #define TCM825X_XCLK_MAX 25000000 struct capture_size { unsigned long width; unsigned long height; }; struct tcm825x_platform_data { /* Is the sensor usable? Doesn't yet mean it's there, but you * can try! */ int (*is_okay)(void); /* Set power state, zero is off, non-zero is on. */ int (*power_set)(int power); /* Default registers written after power-on or reset. */ const struct tcm825x_reg *(*default_regs)(void); int (*needs_reset)(struct v4l2_int_device *s, void *buf, struct v4l2_pix_format *fmt); int (*ifparm)(struct v4l2_ifparm *p); int (*is_upside_down)(void); }; /* Array of image sizes supported by TCM825X. These must be ordered from * smallest image size to largest. */ static const struct capture_size tcm825x_sizes[] = { { 128, 96 }, /* subQCIF */ { 160, 120 }, /* QQVGA */ { 176, 144 }, /* QCIF */ { 320, 240 }, /* QVGA */ { 352, 288 }, /* CIF */ { 640, 480 }, /* VGA */ }; #endif /* ifndef TCM825X_H */


context:
space:
mode: