aboutsummaryrefslogtreecommitdiffstats
path: root/include/asm-xtensa/byteorder.h
diff options
context:
space:
mode:
authorChris Zankel <chris@zankel.net>2008-01-18 19:15:29 -0500
committerChris Zankel <chris@zankel.net>2008-02-13 20:43:26 -0500
commit9f8fcf38e8928cccf8c7b32668d146e457f2ccf2 (patch)
treeb29696373225a93876e7b5ec64bcd51bbf75ee98 /include/asm-xtensa/byteorder.h
parent679262578ba975037901556b2ddc6b17a77cf671 (diff)
[XTENSA] Fix cache flush macro for D$/I$ aliasing/non-aliasing
For configurations that have aliasing in the data cache but not in the instruction cache, we don't need to flush the instruction cache. Thus, we didn't define the macros to flush the instruction cache. Some cache-flush functions, howerver, were using those macros. Signed-off-by: Chris Zankel <chris@zankel.net>
Diffstat (limited to 'include/asm-xtensa/byteorder.h')
0 files changed, 0 insertions, 0 deletions