aboutsummaryrefslogtreecommitdiffstats
path: root/include/asm-x86/apic.h
diff options
context:
space:
mode:
authorYinghai Lu <yhlu.kernel@gmail.com>2008-07-11 21:41:54 -0400
committerIngo Molnar <mingo@elte.hu>2008-07-12 02:45:12 -0400
commitc535b6a1a685eb23f96e2c221777d6c1e05080d5 (patch)
treeb21eda3f5693f680a2bed64e731013c011459246 /include/asm-x86/apic.h
parentaf9d13887f9e3699bbc852c39b076d30bb9dff2f (diff)
x86: let 32bit use apic_ops too
Signed-off-by: Yinghai Lu <yhlu.kernel@gmail.com> Cc: Suresh Siddha <suresh.b.siddha@intel.com> Signed-off-by: Ingo Molnar <mingo@elte.hu>
Diffstat (limited to 'include/asm-x86/apic.h')
-rw-r--r--include/asm-x86/apic.h13
1 files changed, 2 insertions, 11 deletions
diff --git a/include/asm-x86/apic.h b/include/asm-x86/apic.h
index 129752dd2525..fcd2f01277b6 100644
--- a/include/asm-x86/apic.h
+++ b/include/asm-x86/apic.h
@@ -49,11 +49,6 @@ extern int disable_apic;
49#ifdef CONFIG_PARAVIRT 49#ifdef CONFIG_PARAVIRT
50#include <asm/paravirt.h> 50#include <asm/paravirt.h>
51#else 51#else
52#ifndef CONFIG_X86_64
53#define apic_write native_apic_mem_write
54#define apic_write_atomic native_apic_mem_write_atomic
55#define apic_read native_apic_mem_read
56#endif
57#define setup_boot_clock setup_boot_APIC_clock 52#define setup_boot_clock setup_boot_APIC_clock
58#define setup_secondary_clock setup_secondary_APIC_clock 53#define setup_secondary_clock setup_secondary_APIC_clock
59#endif 54#endif
@@ -95,16 +90,13 @@ static inline u32 native_apic_msr_read(u32 reg)
95 return low; 90 return low;
96} 91}
97 92
98#ifdef CONFIG_X86_32 93#ifndef CONFIG_X86_32
99extern void apic_wait_icr_idle(void);
100extern u32 safe_apic_wait_icr_idle(void);
101extern void apic_icr_write(u32 low, u32 id);
102#else
103extern int x2apic, x2apic_preenabled; 94extern int x2apic, x2apic_preenabled;
104extern void check_x2apic(void); 95extern void check_x2apic(void);
105extern void enable_x2apic(void); 96extern void enable_x2apic(void);
106extern void enable_IR_x2apic(void); 97extern void enable_IR_x2apic(void);
107extern void x2apic_icr_write(u32 low, u32 id); 98extern void x2apic_icr_write(u32 low, u32 id);
99#endif
108 100
109struct apic_ops { 101struct apic_ops {
110 u32 (*read)(u32 reg); 102 u32 (*read)(u32 reg);
@@ -125,7 +117,6 @@ extern struct apic_ops *apic_ops;
125#define apic_icr_write (apic_ops->icr_write) 117#define apic_icr_write (apic_ops->icr_write)
126#define apic_wait_icr_idle (apic_ops->wait_icr_idle) 118#define apic_wait_icr_idle (apic_ops->wait_icr_idle)
127#define safe_apic_wait_icr_idle (apic_ops->safe_wait_icr_idle) 119#define safe_apic_wait_icr_idle (apic_ops->safe_wait_icr_idle)
128#endif
129 120
130extern int get_physical_broadcast(void); 121extern int get_physical_broadcast(void);
131 122