diff options
author | Linus Torvalds <torvalds@ppc970.osdl.org> | 2005-04-16 18:20:36 -0400 |
---|---|---|
committer | Linus Torvalds <torvalds@ppc970.osdl.org> | 2005-04-16 18:20:36 -0400 |
commit | 1da177e4c3f41524e886b7f1b8a0c1fc7321cac2 (patch) | |
tree | 0bba044c4ce775e45a88a51686b5d9f90697ea9d /include/asm-sparc64/dcu.h |
Linux-2.6.12-rc2v2.6.12-rc2
Initial git repository build. I'm not bothering with the full history,
even though we have it. We can create a separate "historical" git
archive of that later if we want to, and in the meantime it's about
3.2GB when imported into git - space that would just make the early
git days unnecessarily complicated, when we don't have a lot of good
infrastructure for it.
Let it rip!
Diffstat (limited to 'include/asm-sparc64/dcu.h')
-rw-r--r-- | include/asm-sparc64/dcu.h | 26 |
1 files changed, 26 insertions, 0 deletions
diff --git a/include/asm-sparc64/dcu.h b/include/asm-sparc64/dcu.h new file mode 100644 index 000000000000..ecbed2ae548f --- /dev/null +++ b/include/asm-sparc64/dcu.h | |||
@@ -0,0 +1,26 @@ | |||
1 | /* $Id: dcu.h,v 1.2 2001/03/01 23:23:33 davem Exp $ */ | ||
2 | #ifndef _SPARC64_DCU_H | ||
3 | #define _SPARC64_DCU_H | ||
4 | |||
5 | /* UltraSparc-III Data Cache Unit Control Register */ | ||
6 | #define DCU_CP 0x0002000000000000 /* Physical Cache Enable w/o mmu*/ | ||
7 | #define DCU_CV 0x0001000000000000 /* Virtual Cache Enable w/o mmu */ | ||
8 | #define DCU_ME 0x0000800000000000 /* NC-store Merging Enable */ | ||
9 | #define DCU_RE 0x0000400000000000 /* RAW bypass Enable */ | ||
10 | #define DCU_PE 0x0000200000000000 /* PCache Enable */ | ||
11 | #define DCU_HPE 0x0000100000000000 /* HW prefetch Enable */ | ||
12 | #define DCU_SPE 0x0000080000000000 /* SW prefetch Enable */ | ||
13 | #define DCU_SL 0x0000040000000000 /* Secondary load steering Enab */ | ||
14 | #define DCU_WE 0x0000020000000000 /* WCache enable */ | ||
15 | #define DCU_PM 0x000001fe00000000 /* PA Watchpoint Byte Mask */ | ||
16 | #define DCU_VM 0x00000001fe000000 /* VA Watchpoint Byte Mask */ | ||
17 | #define DCU_PR 0x0000000001000000 /* PA Watchpoint Read Enable */ | ||
18 | #define DCU_PW 0x0000000000800000 /* PA Watchpoint Write Enable */ | ||
19 | #define DCU_VR 0x0000000000400000 /* VA Watchpoint Read Enable */ | ||
20 | #define DCU_VW 0x0000000000200000 /* VA Watchpoint Write Enable */ | ||
21 | #define DCU_DM 0x0000000000000008 /* DMMU Enable */ | ||
22 | #define DCU_IM 0x0000000000000004 /* IMMU Enable */ | ||
23 | #define DCU_DC 0x0000000000000002 /* Data Cache Enable */ | ||
24 | #define DCU_IC 0x0000000000000001 /* Instruction Cache Enable */ | ||
25 | |||
26 | #endif /* _SPARC64_DCU_H */ | ||