aboutsummaryrefslogtreecommitdiffstats
path: root/include/asm-sh/cpu-sh3
diff options
context:
space:
mode:
authorPaul Mundt <lethal@linux-sh.org>2007-11-08 04:44:09 -0500
committerPaul Mundt <lethal@linux-sh.org>2008-01-27 23:18:38 -0500
commit8d5fb297cc8f9f7de2840864e497bc38330abba6 (patch)
tree61322fbbf95ce02923da6b568de559778cc59b18 /include/asm-sh/cpu-sh3
parent5a668651bf0da3891c46ea2cfcac227ded783a5a (diff)
sh: Split out cache status bits per-CPU family.
Signed-off-by: Paul Mundt <lethal@linux-sh.org>
Diffstat (limited to 'include/asm-sh/cpu-sh3')
-rw-r--r--include/asm-sh/cpu-sh3/cache.h5
1 files changed, 5 insertions, 0 deletions
diff --git a/include/asm-sh/cpu-sh3/cache.h b/include/asm-sh/cpu-sh3/cache.h
index 255016fc91f0..77dd45d82414 100644
--- a/include/asm-sh/cpu-sh3/cache.h
+++ b/include/asm-sh/cpu-sh3/cache.h
@@ -12,6 +12,11 @@
12 12
13#define L1_CACHE_SHIFT 4 13#define L1_CACHE_SHIFT 4
14 14
15#define SH_CACHE_VALID 1
16#define SH_CACHE_UPDATED 2
17#define SH_CACHE_COMBINED 4
18#define SH_CACHE_ASSOC 8
19
15#define CCR 0xffffffec /* Address of Cache Control Register */ 20#define CCR 0xffffffec /* Address of Cache Control Register */
16 21
17#define CCR_CACHE_CE 0x01 /* Cache Enable */ 22#define CCR_CACHE_CE 0x01 /* Cache Enable */