aboutsummaryrefslogtreecommitdiffstats
path: root/include/asm-mips
diff options
context:
space:
mode:
authorThiemo Seufer <ths@networkno.de>2005-04-25 12:36:23 -0400
committerRalf Baechle <ralf@linux-mips.org>2005-10-29 14:31:11 -0400
commitba5187dbb4b2eac99d6fa1d6bbece67e0066bf51 (patch)
tree9a1fa0b0cb6ff1c64c20569c4e6ecdfd3f865bbc /include/asm-mips
parent7de8d2328767cf4cb463dd3ca70c44985ac835a8 (diff)
Better interface to run uncached cache setup code.
Signed-off-by: Thiemo Seufer <ths@networkno.de> Signed-off-by: Ralf Baechle <ralf@linux-mips.org>
Diffstat (limited to 'include/asm-mips')
-rw-r--r--include/asm-mips/cacheflush.h3
-rw-r--r--include/asm-mips/mipsregs.h3
2 files changed, 6 insertions, 0 deletions
diff --git a/include/asm-mips/cacheflush.h b/include/asm-mips/cacheflush.h
index 4213d2c8bb8a..a18ba2edc0b6 100644
--- a/include/asm-mips/cacheflush.h
+++ b/include/asm-mips/cacheflush.h
@@ -90,4 +90,7 @@ extern void (*flush_data_cache_page)(unsigned long addr);
90#define ClearPageDcacheDirty(page) \ 90#define ClearPageDcacheDirty(page) \
91 clear_bit(PG_dcache_dirty, &(page)->flags) 91 clear_bit(PG_dcache_dirty, &(page)->flags)
92 92
93/* Run kernel code uncached, useful for cache probing functions. */
94unsigned long __init run_uncached(void *func);
95
93#endif /* _ASM_CACHEFLUSH_H */ 96#endif /* _ASM_CACHEFLUSH_H */
diff --git a/include/asm-mips/mipsregs.h b/include/asm-mips/mipsregs.h
index 006354ed2e29..f3b0b4181508 100644
--- a/include/asm-mips/mipsregs.h
+++ b/include/asm-mips/mipsregs.h
@@ -433,6 +433,9 @@
433#define R5K_CONF_SE (_ULCAST_(1) << 12) 433#define R5K_CONF_SE (_ULCAST_(1) << 12)
434#define R5K_CONF_SS (_ULCAST_(3) << 20) 434#define R5K_CONF_SS (_ULCAST_(3) << 20)
435 435
436/* Bits specific to the RM7000. */
437#define R7K_CONF_SE (_ULCAST_(1) << 3)
438
436/* Bits specific to the R10000. */ 439/* Bits specific to the R10000. */
437#define R10K_CONF_DN (_ULCAST_(3) << 3) 440#define R10K_CONF_DN (_ULCAST_(3) << 3)
438#define R10K_CONF_CT (_ULCAST_(1) << 5) 441#define R10K_CONF_CT (_ULCAST_(1) << 5)