aboutsummaryrefslogtreecommitdiffstats
path: root/include/asm-mips/sibyte/sb1250_uart.h
diff options
context:
space:
mode:
authorAndrew Isaacson <adi@broadcom.com>2005-10-20 02:55:11 -0400
committerRalf Baechle <ralf@linux-mips.org>2005-10-29 14:32:45 -0400
commit4cbf2beac2265b3619be9c8e88ff4ff45b49d7c2 (patch)
treefa7701264e60759b080b7953bcfad081a51e63d2 /include/asm-mips/sibyte/sb1250_uart.h
parentd121ced21d79eab7726bfe6b1e33da4ae86072c0 (diff)
BCM1480 headers
Add header files for BCM1480/1280/1455/1255 family of chips, and update sb1250 headers which are shared by BCM1480 family. Signed-Off-By: Andy Isaacson <adi@broadcom.com> Signed-off-by: Ralf Baechle <ralf@linux-mips.org> diff --git a/include/asm-mips/sibyte/bcm1480_int.h b/include/asm-mips/sibyte/bcm1480_int.h new file mode 100644
Diffstat (limited to 'include/asm-mips/sibyte/sb1250_uart.h')
-rw-r--r--include/asm-mips/sibyte/sb1250_uart.h11
1 files changed, 8 insertions, 3 deletions
diff --git a/include/asm-mips/sibyte/sb1250_uart.h b/include/asm-mips/sibyte/sb1250_uart.h
index 923ea4f44e0f..9f02e6884ae1 100644
--- a/include/asm-mips/sibyte/sb1250_uart.h
+++ b/include/asm-mips/sibyte/sb1250_uart.h
@@ -240,7 +240,12 @@
240 */ 240 */
241 241
242#define M_DUART_ISR_TX_A _SB_MAKEMASK1(0) 242#define M_DUART_ISR_TX_A _SB_MAKEMASK1(0)
243#define M_DUART_ISR_RX_A _SB_MAKEMASK1(1) 243
244#define S_DUART_ISR_RX_A 1
245#define M_DUART_ISR_RX_A _SB_MAKEMASK1(S_DUART_ISR_RX_A)
246#define V_DUART_ISR_RX_A(x) _SB_MAKEVALUE(x,S_DUART_ISR_RX_A)
247#define G_DUART_ISR_RX_A(x) _SB_GETVALUE(x,S_DUART_ISR_RX_A,M_DUART_ISR_RX_A)
248
244#define M_DUART_ISR_BRK_A _SB_MAKEMASK1(2) 249#define M_DUART_ISR_BRK_A _SB_MAKEMASK1(2)
245#define M_DUART_ISR_IN_A _SB_MAKEMASK1(3) 250#define M_DUART_ISR_IN_A _SB_MAKEMASK1(3)
246#define M_DUART_ISR_TX_B _SB_MAKEMASK1(4) 251#define M_DUART_ISR_TX_B _SB_MAKEMASK1(4)
@@ -331,7 +336,7 @@
331#define M_DUART_OUT_PIN_CLR(chan) \ 336#define M_DUART_OUT_PIN_CLR(chan) \
332 (chan == 0 ? M_DUART_OUT_PIN_CLR0 : M_DUART_OUT_PIN_CLR1) 337 (chan == 0 ? M_DUART_OUT_PIN_CLR0 : M_DUART_OUT_PIN_CLR1)
333 338
334#if SIBYTE_HDR_FEATURE(1250, PASS2) || SIBYTE_HDR_FEATURE(112x, PASS1) 339#if SIBYTE_HDR_FEATURE(1250, PASS2) || SIBYTE_HDR_FEATURE(112x, PASS1) || SIBYTE_HDR_FEATURE_CHIP(1480)
335/* 340/*
336 * Full Interrupt Control Register 341 * Full Interrupt Control Register
337 */ 342 */
@@ -345,7 +350,7 @@
345#define M_DUART_INT_TIME _SB_MAKEMASK(4,S_DUART_INT_TIME) 350#define M_DUART_INT_TIME _SB_MAKEMASK(4,S_DUART_INT_TIME)
346#define V_DUART_INT_TIME(x) _SB_MAKEVALUE(x,S_DUART_INT_TIME) 351#define V_DUART_INT_TIME(x) _SB_MAKEVALUE(x,S_DUART_INT_TIME)
347#define G_DUART_INT_TIME(x) _SB_GETVALUE(x,S_DUART_INT_TIME,M_DUART_INT_TIME) 352#define G_DUART_INT_TIME(x) _SB_GETVALUE(x,S_DUART_INT_TIME,M_DUART_INT_TIME)
348#endif /* 1250 PASS2 || 112x PASS1 */ 353#endif /* 1250 PASS2 || 112x PASS1 || 1480 */
349 354
350 355
351/* ********************************************************************** */ 356/* ********************************************************************** */