Move all of include/asm-m68knommu to arch/m68knommu/include/asm.

With the current kbuild infrastructure in place no other changes
are required for this to work.

Signed-off-by: Greg Ungerer <gerg@uclinux.org>

1 files changed, 0 insertions, 64 deletions

diff --git a/include/asm-m68knommu/mcfpit.h b/include/asm-m68knommu/mcfpit.h
deleted file mode 100644
index f570cf64fd29..000000000000
--- a/include/asm-m68knommu/mcfpit.h
+++ /dev/null
@@ -1,64 +0,0 @@
-/****************************************************************************/
-
-/*
- *      mcfpit.h -- ColdFire internal PIT timer support defines.
- *
- *      (C) Copyright 2003, Greg Ungerer (gerg@snapgear.com)
- */
-
-/****************************************************************************/
-#ifndef mcfpit_h
-#define mcfpit_h
-/****************************************************************************/
-
-
-/*
- *      Get address specific defines for the 5270/5271, 5280/5282, and 5208.
- */
-#if defined(CONFIG_M520x)
-#define MCFPIT_BASE1            0x00080000      /* Base address of TIMER1 */
-#define MCFPIT_BASE2            0x00084000      /* Base address of TIMER2 */
-#else
-#define MCFPIT_BASE1            0x00150000      /* Base address of TIMER1 */
-#define MCFPIT_BASE2            0x00160000      /* Base address of TIMER2 */
-#define MCFPIT_BASE3            0x00170000      /* Base address of TIMER3 */
-#define MCFPIT_BASE4            0x00180000      /* Base address of TIMER4 */
-#endif
-
-/*
- *      Define the PIT timer register set addresses.
- */
-#define MCFPIT_PCSR             0x0             /* PIT control register */
-#define MCFPIT_PMR              0x2             /* PIT modulus register */
-#define MCFPIT_PCNTR            0x4             /* PIT count register */
-
-/*
- *      Bit definitions for the PIT Control and Status register.
- */
-#define MCFPIT_PCSR_CLK1        0x0000          /* System clock divisor */
-#define MCFPIT_PCSR_CLK2        0x0100          /* System clock divisor */
-#define MCFPIT_PCSR_CLK4        0x0200          /* System clock divisor */
-#define MCFPIT_PCSR_CLK8        0x0300          /* System clock divisor */
-#define MCFPIT_PCSR_CLK16       0x0400          /* System clock divisor */
-#define MCFPIT_PCSR_CLK32       0x0500          /* System clock divisor */
-#define MCFPIT_PCSR_CLK64       0x0600          /* System clock divisor */
-#define MCFPIT_PCSR_CLK128      0x0700          /* System clock divisor */
-#define MCFPIT_PCSR_CLK256      0x0800          /* System clock divisor */
-#define MCFPIT_PCSR_CLK512      0x0900          /* System clock divisor */
-#define MCFPIT_PCSR_CLK1024     0x0a00          /* System clock divisor */
-#define MCFPIT_PCSR_CLK2048     0x0b00          /* System clock divisor */
-#define MCFPIT_PCSR_CLK4096     0x0c00          /* System clock divisor */
-#define MCFPIT_PCSR_CLK8192     0x0d00          /* System clock divisor */
-#define MCFPIT_PCSR_CLK16384    0x0e00          /* System clock divisor */
-#define MCFPIT_PCSR_CLK32768    0x0f00          /* System clock divisor */
-#define MCFPIT_PCSR_DOZE        0x0040          /* Clock run in doze mode */
-#define MCFPIT_PCSR_HALTED      0x0020          /* Clock run in halt mode */
-#define MCFPIT_PCSR_OVW         0x0010          /* Overwrite PIT counter now */
-#define MCFPIT_PCSR_PIE         0x0008          /* Enable PIT interrupt */
-#define MCFPIT_PCSR_PIF         0x0004          /* PIT interrupt flag */
-#define MCFPIT_PCSR_RLD         0x0002          /* Reload counter */
-#define MCFPIT_PCSR_EN          0x0001          /* Enable PIT */
-#define MCFPIT_PCSR_DISABLE     0x0000          /* Disable PIT */
-
-/****************************************************************************/
-#endif  /* mcfpit_h */