aboutsummaryrefslogtreecommitdiffstats
path: root/include/asm-m32r/m32700ut
diff options
context:
space:
mode:
authorLinus Torvalds <torvalds@ppc970.osdl.org>2005-04-16 18:20:36 -0400
committerLinus Torvalds <torvalds@ppc970.osdl.org>2005-04-16 18:20:36 -0400
commit1da177e4c3f41524e886b7f1b8a0c1fc7321cac2 (patch)
tree0bba044c4ce775e45a88a51686b5d9f90697ea9d /include/asm-m32r/m32700ut
Linux-2.6.12-rc2v2.6.12-rc2
Initial git repository build. I'm not bothering with the full history, even though we have it. We can create a separate "historical" git archive of that later if we want to, and in the meantime it's about 3.2GB when imported into git - space that would just make the early git days unnecessarily complicated, when we don't have a lot of good infrastructure for it. Let it rip!
Diffstat (limited to 'include/asm-m32r/m32700ut')
-rw-r--r--include/asm-m32r/m32700ut/m32700ut_lan.h107
-rw-r--r--include/asm-m32r/m32700ut/m32700ut_lcd.h59
-rw-r--r--include/asm-m32r/m32700ut/m32700ut_pld.h265
3 files changed, 431 insertions, 0 deletions
diff --git a/include/asm-m32r/m32700ut/m32700ut_lan.h b/include/asm-m32r/m32700ut/m32700ut_lan.h
new file mode 100644
index 000000000000..50545ec9c42c
--- /dev/null
+++ b/include/asm-m32r/m32700ut/m32700ut_lan.h
@@ -0,0 +1,107 @@
1/*
2 * include/asm/m32700ut_lan.h
3 *
4 * M32700UT-LAN board
5 *
6 * Copyright (c) 2002 Takeo Takahashi
7 *
8 * This file is subject to the terms and conditions of the GNU General
9 * Public License. See the file "COPYING" in the main directory of
10 * this archive for more details.
11 *
12 * $Id$
13 */
14
15#ifndef _M32700UT_M32700UT_LAN_H
16#define _M32700UT_M32700UT_LAN_H
17
18#include <linux/config.h>
19
20#ifndef __ASSEMBLY__
21/*
22 * C functions use non-cache address.
23 */
24#define M32700UT_LAN_BASE (0x10000000 /* + NONCACHE_OFFSET */)
25#else
26#define M32700UT_LAN_BASE (0x10000000 + NONCACHE_OFFSET)
27#endif /* __ASSEMBLY__ */
28
29/* ICU
30 * ICUISTS: status register
31 * ICUIREQ0: request register
32 * ICUIREQ1: request register
33 * ICUCR3: control register for CFIREQ# interrupt
34 * ICUCR4: control register for CFC Card insert interrupt
35 * ICUCR5: control register for CFC Card eject interrupt
36 * ICUCR6: control register for external interrupt
37 * ICUCR11: control register for MMC Card insert/eject interrupt
38 * ICUCR13: control register for SC error interrupt
39 * ICUCR14: control register for SC receive interrupt
40 * ICUCR15: control register for SC send interrupt
41 * ICUCR16: control register for SIO0 receive interrupt
42 * ICUCR17: control register for SIO0 send interrupt
43 */
44#define M32700UT_LAN_IRQ_LAN (M32700UT_LAN_PLD_IRQ_BASE + 1) /* LAN */
45#define M32700UT_LAN_IRQ_I2C (M32700UT_LAN_PLD_IRQ_BASE + 3) /* I2C */
46
47#define M32700UT_LAN_ICUISTS __reg16(M32700UT_LAN_BASE + 0xc0002)
48#define M32700UT_LAN_ICUISTS_VECB_MASK (0xf000)
49#define M32700UT_LAN_VECB(x) ((x) & M32700UT_LAN_ICUISTS_VECB_MASK)
50#define M32700UT_LAN_ICUISTS_ISN_MASK (0x07c0)
51#define M32700UT_LAN_ICUISTS_ISN(x) ((x) & M32700UT_LAN_ICUISTS_ISN_MASK)
52#define M32700UT_LAN_ICUIREQ0 __reg16(M32700UT_LAN_BASE + 0xc0004)
53#define M32700UT_LAN_ICUCR1 __reg16(M32700UT_LAN_BASE + 0xc0010)
54#define M32700UT_LAN_ICUCR3 __reg16(M32700UT_LAN_BASE + 0xc0014)
55
56/*
57 * AR register on PLD
58 */
59#define ARVCR0 __reg32(M32700UT_LAN_BASE + 0x40000)
60#define ARVCR0_VDS 0x00080000
61#define ARVCR0_RST 0x00010000
62#define ARVCR1 __reg32(M32700UT_LAN_BASE + 0x40004)
63#define ARVCR1_QVGA 0x02000000
64#define ARVCR1_NORMAL 0x01000000
65#define ARVCR1_HIEN 0x00010000
66#define ARVHCOUNT __reg32(M32700UT_LAN_BASE + 0x40008)
67#define ARDATA __reg32(M32700UT_LAN_BASE + 0x40010)
68#define ARINTSEL __reg32(M32700UT_LAN_BASE + 0x40014)
69#define ARINTSEL_INT3 0x10000000 /* CPU INT3 */
70#define ARDATA32 __reg32(M32700UT_LAN_BASE + 0x04040010) // Block 5
71/*
72#define ARINTSEL_SEL2 0x00002000
73#define ARINTSEL_SEL3 0x00001000
74#define ARINTSEL_SEL6 0x00000200
75#define ARINTSEL_SEL7 0x00000100
76#define ARINTSEL_SEL9 0x00000040
77#define ARINTSEL_SEL10 0x00000020
78#define ARINTSEL_SEL11 0x00000010
79#define ARINTSEL_SEL12 0x00000008
80*/
81
82/*
83 * I2C register on PLD
84 */
85#define PLDI2CCR __reg32(M32700UT_LAN_BASE + 0x40040)
86#define PLDI2CCR_ES0 0x00000001 /* enable I2C interface */
87#define PLDI2CMOD __reg32(M32700UT_LAN_BASE + 0x40044)
88#define PLDI2CMOD_ACKCLK 0x00000200
89#define PLDI2CMOD_DTWD 0x00000100
90#define PLDI2CMOD_10BT 0x00000004
91#define PLDI2CMOD_ATM_NORMAL 0x00000000
92#define PLDI2CMOD_ATM_AUTO 0x00000003
93#define PLDI2CACK __reg32(M32700UT_LAN_BASE + 0x40048)
94#define PLDI2CACK_ACK 0x00000001
95#define PLDI2CFREQ __reg32(M32700UT_LAN_BASE + 0x4004c)
96#define PLDI2CCND __reg32(M32700UT_LAN_BASE + 0x40050)
97#define PLDI2CCND_START 0x00000001
98#define PLDI2CCND_STOP 0x00000002
99#define PLDI2CSTEN __reg32(M32700UT_LAN_BASE + 0x40054)
100#define PLDI2CSTEN_STEN 0x00000001
101#define PLDI2CDATA __reg32(M32700UT_LAN_BASE + 0x40060)
102#define PLDI2CSTS __reg32(M32700UT_LAN_BASE + 0x40064)
103#define PLDI2CSTS_TRX 0x00000020
104#define PLDI2CSTS_BB 0x00000010
105#define PLDI2CSTS_NOACK 0x00000001 /* 0:ack, 1:noack */
106
107#endif /* _M32700UT_M32700UT_LAN_H */
diff --git a/include/asm-m32r/m32700ut/m32700ut_lcd.h b/include/asm-m32r/m32700ut/m32700ut_lcd.h
new file mode 100644
index 000000000000..ede6c77bd5e6
--- /dev/null
+++ b/include/asm-m32r/m32700ut/m32700ut_lcd.h
@@ -0,0 +1,59 @@
1/*
2 * include/asm/m32700ut_lcd.h
3 *
4 * M32700UT-LCD board
5 *
6 * Copyright (c) 2002 Takeo Takahashi
7 *
8 * This file is subject to the terms and conditions of the GNU General
9 * Public License. See the file "COPYING" in the main directory of
10 * this archive for more details.
11 *
12 * $Id$
13 */
14
15#ifndef _M32700UT_M32700UT_LCD_H
16#define _M32700UT_M32700UT_LCD_H
17
18#include <linux/config.h>
19
20#ifndef __ASSEMBLY__
21/*
22 * C functions use non-cache address.
23 */
24#define M32700UT_LCD_BASE (0x10000000 /* + NONCACHE_OFFSET */)
25#else
26#define M32700UT_LCD_BASE (0x10000000 + NONCACHE_OFFSET)
27#endif /* __ASSEMBLY__ */
28
29/*
30 * ICU
31 */
32#define M32700UT_LCD_IRQ_BAT_INT (M32700UT_LCD_PLD_IRQ_BASE + 1)
33#define M32700UT_LCD_IRQ_USB_INT1 (M32700UT_LCD_PLD_IRQ_BASE + 2)
34#define M32700UT_LCD_IRQ_AUDT0 (M32700UT_LCD_PLD_IRQ_BASE + 3)
35#define M32700UT_LCD_IRQ_AUDT2 (M32700UT_LCD_PLD_IRQ_BASE + 4)
36#define M32700UT_LCD_IRQ_BATSIO_RCV (M32700UT_LCD_PLD_IRQ_BASE + 16)
37#define M32700UT_LCD_IRQ_BATSIO_SND (M32700UT_LCD_PLD_IRQ_BASE + 17)
38#define M32700UT_LCD_IRQ_ASNDSIO_RCV (M32700UT_LCD_PLD_IRQ_BASE + 18)
39#define M32700UT_LCD_IRQ_ASNDSIO_SND (M32700UT_LCD_PLD_IRQ_BASE + 19)
40#define M32700UT_LCD_IRQ_ACNLSIO_SND (M32700UT_LCD_PLD_IRQ_BASE + 21)
41
42#define M32700UT_LCD_ICUISTS __reg16(M32700UT_LCD_BASE + 0x300002)
43#define M32700UT_LCD_ICUISTS_VECB_MASK (0xf000)
44#define M32700UT_LCD_VECB(x) ((x) & M32700UT_LCD_ICUISTS_VECB_MASK)
45#define M32700UT_LCD_ICUISTS_ISN_MASK (0x07c0)
46#define M32700UT_LCD_ICUISTS_ISN(x) ((x) & M32700UT_LCD_ICUISTS_ISN_MASK)
47#define M32700UT_LCD_ICUIREQ0 __reg16(M32700UT_LCD_BASE + 0x300004)
48#define M32700UT_LCD_ICUIREQ1 __reg16(M32700UT_LCD_BASE + 0x300006)
49#define M32700UT_LCD_ICUCR1 __reg16(M32700UT_LCD_BASE + 0x300020)
50#define M32700UT_LCD_ICUCR2 __reg16(M32700UT_LCD_BASE + 0x300022)
51#define M32700UT_LCD_ICUCR3 __reg16(M32700UT_LCD_BASE + 0x300024)
52#define M32700UT_LCD_ICUCR4 __reg16(M32700UT_LCD_BASE + 0x300026)
53#define M32700UT_LCD_ICUCR16 __reg16(M32700UT_LCD_BASE + 0x300030)
54#define M32700UT_LCD_ICUCR17 __reg16(M32700UT_LCD_BASE + 0x300032)
55#define M32700UT_LCD_ICUCR18 __reg16(M32700UT_LCD_BASE + 0x300034)
56#define M32700UT_LCD_ICUCR19 __reg16(M32700UT_LCD_BASE + 0x300036)
57#define M32700UT_LCD_ICUCR21 __reg16(M32700UT_LCD_BASE + 0x30003a)
58
59#endif /* _M32700UT_M32700UT_LCD_H */
diff --git a/include/asm-m32r/m32700ut/m32700ut_pld.h b/include/asm-m32r/m32700ut/m32700ut_pld.h
new file mode 100644
index 000000000000..f5e479486696
--- /dev/null
+++ b/include/asm-m32r/m32700ut/m32700ut_pld.h
@@ -0,0 +1,265 @@
1/*
2 * include/asm/m32700ut/m32700ut_pld.h
3 *
4 * Definitions for Programable Logic Device(PLD) on M32700UT board.
5 *
6 * Copyright (c) 2002 Takeo Takahashi
7 *
8 * This file is subject to the terms and conditions of the GNU General
9 * Public License. See the file "COPYING" in the main directory of
10 * this archive for more details.
11 *
12 * $Id$
13 */
14
15#ifndef _M32700UT_M32700UT_PLD_H
16#define _M32700UT_M32700UT_PLD_H
17
18#include <linux/config.h>
19
20#if defined(CONFIG_PLAT_M32700UT_Alpha)
21#define PLD_PLAT_BASE 0x08c00000
22#elif defined(CONFIG_PLAT_M32700UT) || defined(CONFIG_PLAT_USRV)
23#define PLD_PLAT_BASE 0x04c00000
24#else
25#error "no platform configuration"
26#endif
27
28#ifndef __ASSEMBLY__
29/*
30 * C functions use non-cache address.
31 */
32#define PLD_BASE (PLD_PLAT_BASE /* + NONCACHE_OFFSET */)
33#define __reg8 (volatile unsigned char *)
34#define __reg16 (volatile unsigned short *)
35#define __reg32 (volatile unsigned int *)
36#else
37#define PLD_BASE (PLD_PLAT_BASE + NONCACHE_OFFSET)
38#define __reg8
39#define __reg16
40#define __reg32
41#endif /* __ASSEMBLY__ */
42
43/* CFC */
44#define PLD_CFRSTCR __reg16(PLD_BASE + 0x0000)
45#define PLD_CFSTS __reg16(PLD_BASE + 0x0002)
46#define PLD_CFIMASK __reg16(PLD_BASE + 0x0004)
47#define PLD_CFBUFCR __reg16(PLD_BASE + 0x0006)
48#define PLD_CFVENCR __reg16(PLD_BASE + 0x0008)
49#define PLD_CFCR0 __reg16(PLD_BASE + 0x000a)
50#define PLD_CFCR1 __reg16(PLD_BASE + 0x000c)
51#define PLD_IDERSTCR __reg16(PLD_BASE + 0x0010)
52
53/* MMC */
54#define PLD_MMCCR __reg16(PLD_BASE + 0x4000)
55#define PLD_MMCMOD __reg16(PLD_BASE + 0x4002)
56#define PLD_MMCSTS __reg16(PLD_BASE + 0x4006)
57#define PLD_MMCBAUR __reg16(PLD_BASE + 0x400a)
58#define PLD_MMCCMDBCUT __reg16(PLD_BASE + 0x400c)
59#define PLD_MMCCDTBCUT __reg16(PLD_BASE + 0x400e)
60#define PLD_MMCDET __reg16(PLD_BASE + 0x4010)
61#define PLD_MMCWP __reg16(PLD_BASE + 0x4012)
62#define PLD_MMCWDATA __reg16(PLD_BASE + 0x5000)
63#define PLD_MMCRDATA __reg16(PLD_BASE + 0x6000)
64#define PLD_MMCCMDDATA __reg16(PLD_BASE + 0x7000)
65#define PLD_MMCRSPDATA __reg16(PLD_BASE + 0x7006)
66
67/* ICU
68 * ICUISTS: status register
69 * ICUIREQ0: request register
70 * ICUIREQ1: request register
71 * ICUCR3: control register for CFIREQ# interrupt
72 * ICUCR4: control register for CFC Card insert interrupt
73 * ICUCR5: control register for CFC Card eject interrupt
74 * ICUCR6: control register for external interrupt
75 * ICUCR11: control register for MMC Card insert/eject interrupt
76 * ICUCR13: control register for SC error interrupt
77 * ICUCR14: control register for SC receive interrupt
78 * ICUCR15: control register for SC send interrupt
79 * ICUCR16: control register for SIO0 receive interrupt
80 * ICUCR17: control register for SIO0 send interrupt
81 */
82#if !defined(CONFIG_PLAT_USRV)
83#define PLD_IRQ_INT0 (M32700UT_PLD_IRQ_BASE + 0) /* None */
84#define PLD_IRQ_INT1 (M32700UT_PLD_IRQ_BASE + 1) /* reserved */
85#define PLD_IRQ_INT2 (M32700UT_PLD_IRQ_BASE + 2) /* reserved */
86#define PLD_IRQ_CFIREQ (M32700UT_PLD_IRQ_BASE + 3) /* CF IREQ */
87#define PLD_IRQ_CFC_INSERT (M32700UT_PLD_IRQ_BASE + 4) /* CF Insert */
88#define PLD_IRQ_CFC_EJECT (M32700UT_PLD_IRQ_BASE + 5) /* CF Eject */
89#define PLD_IRQ_EXINT (M32700UT_PLD_IRQ_BASE + 6) /* EXINT */
90#define PLD_IRQ_INT7 (M32700UT_PLD_IRQ_BASE + 7) /* reserved */
91#define PLD_IRQ_INT8 (M32700UT_PLD_IRQ_BASE + 8) /* reserved */
92#define PLD_IRQ_INT9 (M32700UT_PLD_IRQ_BASE + 9) /* reserved */
93#define PLD_IRQ_INT10 (M32700UT_PLD_IRQ_BASE + 10) /* reserved */
94#define PLD_IRQ_MMCCARD (M32700UT_PLD_IRQ_BASE + 11) /* MMC Insert/Eject */
95#define PLD_IRQ_INT12 (M32700UT_PLD_IRQ_BASE + 12) /* reserved */
96#define PLD_IRQ_SC_ERROR (M32700UT_PLD_IRQ_BASE + 13) /* SC error */
97#define PLD_IRQ_SC_RCV (M32700UT_PLD_IRQ_BASE + 14) /* SC receive */
98#define PLD_IRQ_SC_SND (M32700UT_PLD_IRQ_BASE + 15) /* SC send */
99#define PLD_IRQ_SIO0_RCV (M32700UT_PLD_IRQ_BASE + 16) /* SIO receive */
100#define PLD_IRQ_SIO0_SND (M32700UT_PLD_IRQ_BASE + 17) /* SIO send */
101#define PLD_IRQ_INT18 (M32700UT_PLD_IRQ_BASE + 18) /* reserved */
102#define PLD_IRQ_INT19 (M32700UT_PLD_IRQ_BASE + 19) /* reserved */
103#define PLD_IRQ_INT20 (M32700UT_PLD_IRQ_BASE + 20) /* reserved */
104#define PLD_IRQ_INT21 (M32700UT_PLD_IRQ_BASE + 21) /* reserved */
105#define PLD_IRQ_INT22 (M32700UT_PLD_IRQ_BASE + 22) /* reserved */
106#define PLD_IRQ_INT23 (M32700UT_PLD_IRQ_BASE + 23) /* reserved */
107#define PLD_IRQ_INT24 (M32700UT_PLD_IRQ_BASE + 24) /* reserved */
108#define PLD_IRQ_INT25 (M32700UT_PLD_IRQ_BASE + 25) /* reserved */
109#define PLD_IRQ_INT26 (M32700UT_PLD_IRQ_BASE + 26) /* reserved */
110#define PLD_IRQ_INT27 (M32700UT_PLD_IRQ_BASE + 27) /* reserved */
111#define PLD_IRQ_INT28 (M32700UT_PLD_IRQ_BASE + 28) /* reserved */
112#define PLD_IRQ_INT29 (M32700UT_PLD_IRQ_BASE + 29) /* reserved */
113#define PLD_IRQ_INT30 (M32700UT_PLD_IRQ_BASE + 30) /* reserved */
114#define PLD_IRQ_INT31 (M32700UT_PLD_IRQ_BASE + 31) /* reserved */
115
116#else /* CONFIG_PLAT_USRV */
117
118#define PLD_IRQ_INT0 (M32700UT_PLD_IRQ_BASE + 0) /* None */
119#define PLD_IRQ_INT1 (M32700UT_PLD_IRQ_BASE + 1) /* reserved */
120#define PLD_IRQ_INT2 (M32700UT_PLD_IRQ_BASE + 2) /* reserved */
121#define PLD_IRQ_CF0 (M32700UT_PLD_IRQ_BASE + 3) /* CF0# */
122#define PLD_IRQ_CF1 (M32700UT_PLD_IRQ_BASE + 4) /* CF1# */
123#define PLD_IRQ_CF2 (M32700UT_PLD_IRQ_BASE + 5) /* CF2# */
124#define PLD_IRQ_CF3 (M32700UT_PLD_IRQ_BASE + 6) /* CF3# */
125#define PLD_IRQ_CF4 (M32700UT_PLD_IRQ_BASE + 7) /* CF4# */
126#define PLD_IRQ_INT8 (M32700UT_PLD_IRQ_BASE + 8) /* reserved */
127#define PLD_IRQ_INT9 (M32700UT_PLD_IRQ_BASE + 9) /* reserved */
128#define PLD_IRQ_INT10 (M32700UT_PLD_IRQ_BASE + 10) /* reserved */
129#define PLD_IRQ_INT11 (M32700UT_PLD_IRQ_BASE + 11) /* reserved */
130#define PLD_IRQ_UART0 (M32700UT_PLD_IRQ_BASE + 12) /* UARTIRQ0 */
131#define PLD_IRQ_UART1 (M32700UT_PLD_IRQ_BASE + 13) /* UARTIRQ1 */
132#define PLD_IRQ_INT14 (M32700UT_PLD_IRQ_BASE + 14) /* reserved */
133#define PLD_IRQ_INT15 (M32700UT_PLD_IRQ_BASE + 15) /* reserved */
134#define PLD_IRQ_SNDINT (M32700UT_PLD_IRQ_BASE + 16) /* SNDINT# */
135#define PLD_IRQ_INT17 (M32700UT_PLD_IRQ_BASE + 17) /* reserved */
136#define PLD_IRQ_INT18 (M32700UT_PLD_IRQ_BASE + 18) /* reserved */
137#define PLD_IRQ_INT19 (M32700UT_PLD_IRQ_BASE + 19) /* reserved */
138#define PLD_IRQ_INT20 (M32700UT_PLD_IRQ_BASE + 20) /* reserved */
139#define PLD_IRQ_INT21 (M32700UT_PLD_IRQ_BASE + 21) /* reserved */
140#define PLD_IRQ_INT22 (M32700UT_PLD_IRQ_BASE + 22) /* reserved */
141#define PLD_IRQ_INT23 (M32700UT_PLD_IRQ_BASE + 23) /* reserved */
142#define PLD_IRQ_INT24 (M32700UT_PLD_IRQ_BASE + 24) /* reserved */
143#define PLD_IRQ_INT25 (M32700UT_PLD_IRQ_BASE + 25) /* reserved */
144#define PLD_IRQ_INT26 (M32700UT_PLD_IRQ_BASE + 26) /* reserved */
145#define PLD_IRQ_INT27 (M32700UT_PLD_IRQ_BASE + 27) /* reserved */
146#define PLD_IRQ_INT28 (M32700UT_PLD_IRQ_BASE + 28) /* reserved */
147#define PLD_IRQ_INT29 (M32700UT_PLD_IRQ_BASE + 29) /* reserved */
148#define PLD_IRQ_INT30 (M32700UT_PLD_IRQ_BASE + 30) /* reserved */
149
150#endif /* CONFIG_PLAT_USRV */
151
152#define PLD_ICUISTS __reg16(PLD_BASE + 0x8002)
153#define PLD_ICUISTS_VECB_MASK (0xf000)
154#define PLD_ICUISTS_VECB(x) ((x) & PLD_ICUISTS_VECB_MASK)
155#define PLD_ICUISTS_ISN_MASK (0x07c0)
156#define PLD_ICUISTS_ISN(x) ((x) & PLD_ICUISTS_ISN_MASK)
157#define PLD_ICUIREQ0 __reg16(PLD_BASE + 0x8004)
158#define PLD_ICUIREQ1 __reg16(PLD_BASE + 0x8006)
159#define PLD_ICUCR1 __reg16(PLD_BASE + 0x8100)
160#define PLD_ICUCR2 __reg16(PLD_BASE + 0x8102)
161#define PLD_ICUCR3 __reg16(PLD_BASE + 0x8104)
162#define PLD_ICUCR4 __reg16(PLD_BASE + 0x8106)
163#define PLD_ICUCR5 __reg16(PLD_BASE + 0x8108)
164#define PLD_ICUCR6 __reg16(PLD_BASE + 0x810a)
165#define PLD_ICUCR7 __reg16(PLD_BASE + 0x810c)
166#define PLD_ICUCR8 __reg16(PLD_BASE + 0x810e)
167#define PLD_ICUCR9 __reg16(PLD_BASE + 0x8110)
168#define PLD_ICUCR10 __reg16(PLD_BASE + 0x8112)
169#define PLD_ICUCR11 __reg16(PLD_BASE + 0x8114)
170#define PLD_ICUCR12 __reg16(PLD_BASE + 0x8116)
171#define PLD_ICUCR13 __reg16(PLD_BASE + 0x8118)
172#define PLD_ICUCR14 __reg16(PLD_BASE + 0x811a)
173#define PLD_ICUCR15 __reg16(PLD_BASE + 0x811c)
174#define PLD_ICUCR16 __reg16(PLD_BASE + 0x811e)
175#define PLD_ICUCR17 __reg16(PLD_BASE + 0x8120)
176#define PLD_ICUCR_IEN (0x1000)
177#define PLD_ICUCR_IREQ (0x0100)
178#define PLD_ICUCR_ISMOD00 (0x0000) /* Low edge */
179#define PLD_ICUCR_ISMOD01 (0x0010) /* Low level */
180#define PLD_ICUCR_ISMOD02 (0x0020) /* High edge */
181#define PLD_ICUCR_ISMOD03 (0x0030) /* High level */
182#define PLD_ICUCR_ILEVEL0 (0x0000)
183#define PLD_ICUCR_ILEVEL1 (0x0001)
184#define PLD_ICUCR_ILEVEL2 (0x0002)
185#define PLD_ICUCR_ILEVEL3 (0x0003)
186#define PLD_ICUCR_ILEVEL4 (0x0004)
187#define PLD_ICUCR_ILEVEL5 (0x0005)
188#define PLD_ICUCR_ILEVEL6 (0x0006)
189#define PLD_ICUCR_ILEVEL7 (0x0007)
190
191/* Power Control of MMC and CF */
192#define PLD_CPCR __reg16(PLD_BASE + 0x14000)
193#define PLD_CPCR_CF 0x0001
194#define PLD_CPCR_MMC 0x0002
195
196/* LED Control
197 *
198 * 1: DIP swich side
199 * 2: Reset switch side
200 */
201#define PLD_IOLEDCR __reg16(PLD_BASE + 0x14002)
202#define PLD_IOLED_1_ON 0x001
203#define PLD_IOLED_1_OFF 0x000
204#define PLD_IOLED_2_ON 0x002
205#define PLD_IOLED_2_OFF 0x000
206
207/* DIP Switch
208 * 0: Write-protect of Flash Memory (0:protected, 1:non-protected)
209 * 1: -
210 * 2: -
211 * 3: -
212 */
213#define PLD_IOSWSTS __reg16(PLD_BASE + 0x14004)
214#define PLD_IOSWSTS_IOSW2 0x0200
215#define PLD_IOSWSTS_IOSW1 0x0100
216#define PLD_IOSWSTS_IOWP0 0x0001
217
218/* CRC */
219#define PLD_CRC7DATA __reg16(PLD_BASE + 0x18000)
220#define PLD_CRC7INDATA __reg16(PLD_BASE + 0x18002)
221#define PLD_CRC16DATA __reg16(PLD_BASE + 0x18004)
222#define PLD_CRC16INDATA __reg16(PLD_BASE + 0x18006)
223#define PLD_CRC16ADATA __reg16(PLD_BASE + 0x18008)
224#define PLD_CRC16AINDATA __reg16(PLD_BASE + 0x1800a)
225
226/* RTC */
227#define PLD_RTCCR __reg16(PLD_BASE + 0x1c000)
228#define PLD_RTCBAUR __reg16(PLD_BASE + 0x1c002)
229#define PLD_RTCWRDATA __reg16(PLD_BASE + 0x1c004)
230#define PLD_RTCRDDATA __reg16(PLD_BASE + 0x1c006)
231#define PLD_RTCRSTODT __reg16(PLD_BASE + 0x1c008)
232
233/* SIO0 */
234#define PLD_ESIO0CR __reg16(PLD_BASE + 0x20000)
235#define PLD_ESIO0CR_TXEN 0x0001
236#define PLD_ESIO0CR_RXEN 0x0002
237#define PLD_ESIO0MOD0 __reg16(PLD_BASE + 0x20002)
238#define PLD_ESIO0MOD0_CTSS 0x0040
239#define PLD_ESIO0MOD0_RTSS 0x0080
240#define PLD_ESIO0MOD1 __reg16(PLD_BASE + 0x20004)
241#define PLD_ESIO0MOD1_LMFS 0x0010
242#define PLD_ESIO0STS __reg16(PLD_BASE + 0x20006)
243#define PLD_ESIO0STS_TEMP 0x0001
244#define PLD_ESIO0STS_TXCP 0x0002
245#define PLD_ESIO0STS_RXCP 0x0004
246#define PLD_ESIO0STS_TXSC 0x0100
247#define PLD_ESIO0STS_RXSC 0x0200
248#define PLD_ESIO0STS_TXREADY (PLD_ESIO0STS_TXCP | PLD_ESIO0STS_TEMP)
249#define PLD_ESIO0INTCR __reg16(PLD_BASE + 0x20008)
250#define PLD_ESIO0INTCR_TXIEN 0x0002
251#define PLD_ESIO0INTCR_RXCEN 0x0004
252#define PLD_ESIO0BAUR __reg16(PLD_BASE + 0x2000a)
253#define PLD_ESIO0TXB __reg16(PLD_BASE + 0x2000c)
254#define PLD_ESIO0RXB __reg16(PLD_BASE + 0x2000e)
255
256/* SIM Card */
257#define PLD_SCCR __reg16(PLD_BASE + 0x38000)
258#define PLD_SCMOD __reg16(PLD_BASE + 0x38004)
259#define PLD_SCSTS __reg16(PLD_BASE + 0x38006)
260#define PLD_SCINTCR __reg16(PLD_BASE + 0x38008)
261#define PLD_SCBAUR __reg16(PLD_BASE + 0x3800a)
262#define PLD_SCTXB __reg16(PLD_BASE + 0x3800c)
263#define PLD_SCRXB __reg16(PLD_BASE + 0x3800e)
264
265#endif /* _M32700UT_M32700UT_PLD.H */
generated by cgit v1.2.2 (git 2.25.0) at 2024-11-01 08:37:02 -0400