diff options
author | Linus Torvalds <torvalds@ppc970.osdl.org> | 2005-04-16 18:20:36 -0400 |
---|---|---|
committer | Linus Torvalds <torvalds@ppc970.osdl.org> | 2005-04-16 18:20:36 -0400 |
commit | 1da177e4c3f41524e886b7f1b8a0c1fc7321cac2 (patch) | |
tree | 0bba044c4ce775e45a88a51686b5d9f90697ea9d /include/asm-ia64/sn/bte.h |
Linux-2.6.12-rc2v2.6.12-rc2
Initial git repository build. I'm not bothering with the full history,
even though we have it. We can create a separate "historical" git
archive of that later if we want to, and in the meantime it's about
3.2GB when imported into git - space that would just make the early
git days unnecessarily complicated, when we don't have a lot of good
infrastructure for it.
Let it rip!
Diffstat (limited to 'include/asm-ia64/sn/bte.h')
-rw-r--r-- | include/asm-ia64/sn/bte.h | 148 |
1 files changed, 148 insertions, 0 deletions
diff --git a/include/asm-ia64/sn/bte.h b/include/asm-ia64/sn/bte.h new file mode 100644 index 000000000000..0ec27f99c181 --- /dev/null +++ b/include/asm-ia64/sn/bte.h | |||
@@ -0,0 +1,148 @@ | |||
1 | /* | ||
2 | * This file is subject to the terms and conditions of the GNU General Public | ||
3 | * License. See the file "COPYING" in the main directory of this archive | ||
4 | * for more details. | ||
5 | * | ||
6 | * Copyright (c) 2000-2004 Silicon Graphics, Inc. All Rights Reserved. | ||
7 | */ | ||
8 | |||
9 | |||
10 | #ifndef _ASM_IA64_SN_BTE_H | ||
11 | #define _ASM_IA64_SN_BTE_H | ||
12 | |||
13 | #include <linux/timer.h> | ||
14 | #include <linux/spinlock.h> | ||
15 | #include <linux/cache.h> | ||
16 | #include <asm/sn/types.h> | ||
17 | |||
18 | |||
19 | /* #define BTE_DEBUG */ | ||
20 | /* #define BTE_DEBUG_VERBOSE */ | ||
21 | |||
22 | #ifdef BTE_DEBUG | ||
23 | # define BTE_PRINTK(x) printk x /* Terse */ | ||
24 | # ifdef BTE_DEBUG_VERBOSE | ||
25 | # define BTE_PRINTKV(x) printk x /* Verbose */ | ||
26 | # else | ||
27 | # define BTE_PRINTKV(x) | ||
28 | # endif /* BTE_DEBUG_VERBOSE */ | ||
29 | #else | ||
30 | # define BTE_PRINTK(x) | ||
31 | # define BTE_PRINTKV(x) | ||
32 | #endif /* BTE_DEBUG */ | ||
33 | |||
34 | |||
35 | /* BTE status register only supports 16 bits for length field */ | ||
36 | #define BTE_LEN_BITS (16) | ||
37 | #define BTE_LEN_MASK ((1 << BTE_LEN_BITS) - 1) | ||
38 | #define BTE_MAX_XFER ((1 << BTE_LEN_BITS) * L1_CACHE_BYTES) | ||
39 | |||
40 | |||
41 | /* Define hardware */ | ||
42 | #define BTES_PER_NODE 2 | ||
43 | |||
44 | |||
45 | /* Define hardware modes */ | ||
46 | #define BTE_NOTIFY (IBCT_NOTIFY) | ||
47 | #define BTE_NORMAL BTE_NOTIFY | ||
48 | #define BTE_ZERO_FILL (BTE_NOTIFY | IBCT_ZFIL_MODE) | ||
49 | /* Use a reserved bit to let the caller specify a wait for any BTE */ | ||
50 | #define BTE_WACQUIRE (0x4000) | ||
51 | /* Use the BTE on the node with the destination memory */ | ||
52 | #define BTE_USE_DEST (BTE_WACQUIRE << 1) | ||
53 | /* Use any available BTE interface on any node for the transfer */ | ||
54 | #define BTE_USE_ANY (BTE_USE_DEST << 1) | ||
55 | /* macro to force the IBCT0 value valid */ | ||
56 | #define BTE_VALID_MODE(x) ((x) & (IBCT_NOTIFY | IBCT_ZFIL_MODE)) | ||
57 | |||
58 | #define BTE_ACTIVE (IBLS_BUSY | IBLS_ERROR) | ||
59 | #define BTE_WORD_AVAILABLE (IBLS_BUSY << 1) | ||
60 | #define BTE_WORD_BUSY (~BTE_WORD_AVAILABLE) | ||
61 | |||
62 | /* | ||
63 | * Some macros to simplify reading. | ||
64 | * Start with macros to locate the BTE control registers. | ||
65 | */ | ||
66 | #define BTE_LNSTAT_LOAD(_bte) \ | ||
67 | HUB_L(_bte->bte_base_addr) | ||
68 | #define BTE_LNSTAT_STORE(_bte, _x) \ | ||
69 | HUB_S(_bte->bte_base_addr, (_x)) | ||
70 | #define BTE_SRC_STORE(_bte, _x) \ | ||
71 | HUB_S(_bte->bte_base_addr + (BTEOFF_SRC/8), (_x)) | ||
72 | #define BTE_DEST_STORE(_bte, _x) \ | ||
73 | HUB_S(_bte->bte_base_addr + (BTEOFF_DEST/8), (_x)) | ||
74 | #define BTE_CTRL_STORE(_bte, _x) \ | ||
75 | HUB_S(_bte->bte_base_addr + (BTEOFF_CTRL/8), (_x)) | ||
76 | #define BTE_NOTIF_STORE(_bte, _x) \ | ||
77 | HUB_S(_bte->bte_base_addr + (BTEOFF_NOTIFY/8), (_x)) | ||
78 | |||
79 | |||
80 | /* Possible results from bte_copy and bte_unaligned_copy */ | ||
81 | /* The following error codes map into the BTE hardware codes | ||
82 | * IIO_ICRB_ECODE_* (in shubio.h). The hardware uses | ||
83 | * an error code of 0 (IIO_ICRB_ECODE_DERR), but we want zero | ||
84 | * to mean BTE_SUCCESS, so add one (BTEFAIL_OFFSET) to the error | ||
85 | * codes to give the following error codes. | ||
86 | */ | ||
87 | #define BTEFAIL_OFFSET 1 | ||
88 | |||
89 | typedef enum { | ||
90 | BTE_SUCCESS, /* 0 is success */ | ||
91 | BTEFAIL_DIR, /* Directory error due to IIO access*/ | ||
92 | BTEFAIL_POISON, /* poison error on IO access (write to poison page) */ | ||
93 | BTEFAIL_WERR, /* Write error (ie WINV to a Read only line) */ | ||
94 | BTEFAIL_ACCESS, /* access error (protection violation) */ | ||
95 | BTEFAIL_PWERR, /* Partial Write Error */ | ||
96 | BTEFAIL_PRERR, /* Partial Read Error */ | ||
97 | BTEFAIL_TOUT, /* CRB Time out */ | ||
98 | BTEFAIL_XTERR, /* Incoming xtalk pkt had error bit */ | ||
99 | BTEFAIL_NOTAVAIL, /* BTE not available */ | ||
100 | } bte_result_t; | ||
101 | |||
102 | |||
103 | /* | ||
104 | * Structure defining a bte. An instance of this | ||
105 | * structure is created in the nodepda for each | ||
106 | * bte on that node (as defined by BTES_PER_NODE) | ||
107 | * This structure contains everything necessary | ||
108 | * to work with a BTE. | ||
109 | */ | ||
110 | struct bteinfo_s { | ||
111 | volatile u64 notify ____cacheline_aligned; | ||
112 | u64 *bte_base_addr ____cacheline_aligned; | ||
113 | spinlock_t spinlock; | ||
114 | cnodeid_t bte_cnode; /* cnode */ | ||
115 | int bte_error_count; /* Number of errors encountered */ | ||
116 | int bte_num; /* 0 --> BTE0, 1 --> BTE1 */ | ||
117 | int cleanup_active; /* Interface is locked for cleanup */ | ||
118 | volatile bte_result_t bh_error; /* error while processing */ | ||
119 | volatile u64 *most_rcnt_na; | ||
120 | }; | ||
121 | |||
122 | |||
123 | /* | ||
124 | * Function prototypes (functions defined in bte.c, used elsewhere) | ||
125 | */ | ||
126 | extern bte_result_t bte_copy(u64, u64, u64, u64, void *); | ||
127 | extern bte_result_t bte_unaligned_copy(u64, u64, u64, u64); | ||
128 | extern void bte_error_handler(unsigned long); | ||
129 | |||
130 | #define bte_zero(dest, len, mode, notification) \ | ||
131 | bte_copy(0, dest, len, ((mode) | BTE_ZERO_FILL), notification) | ||
132 | |||
133 | /* | ||
134 | * The following is the prefered way of calling bte_unaligned_copy | ||
135 | * If the copy is fully cache line aligned, then bte_copy is | ||
136 | * used instead. Since bte_copy is inlined, this saves a call | ||
137 | * stack. NOTE: bte_copy is called synchronously and does block | ||
138 | * until the transfer is complete. In order to get the asynch | ||
139 | * version of bte_copy, you must perform this check yourself. | ||
140 | */ | ||
141 | #define BTE_UNALIGNED_COPY(src, dest, len, mode) \ | ||
142 | (((len & L1_CACHE_MASK) || (src & L1_CACHE_MASK) || \ | ||
143 | (dest & L1_CACHE_MASK)) ? \ | ||
144 | bte_unaligned_copy(src, dest, len, mode) : \ | ||
145 | bte_copy(src, dest, len, mode, NULL)) | ||
146 | |||
147 | |||
148 | #endif /* _ASM_IA64_SN_BTE_H */ | ||