diff options
author | Bryan Wu <bryan.wu@analog.com> | 2007-05-06 17:50:22 -0400 |
---|---|---|
committer | Linus Torvalds <torvalds@woody.linux-foundation.org> | 2007-05-07 15:12:58 -0400 |
commit | 1394f03221790a988afc3e4b3cb79f2e477246a9 (patch) | |
tree | 2c1963c9a4f2d84a5e021307fde240c5d567cf70 /include/asm-blackfin/mach-bf561/dma.h | |
parent | 73243284463a761e04d69d22c7516b2be7de096c (diff) |
blackfin architecture
This adds support for the Analog Devices Blackfin processor architecture, and
currently supports the BF533, BF532, BF531, BF537, BF536, BF534, and BF561
(Dual Core) devices, with a variety of development platforms including those
avaliable from Analog Devices (BF533-EZKit, BF533-STAMP, BF537-STAMP,
BF561-EZKIT), and Bluetechnix! Tinyboards.
The Blackfin architecture was jointly developed by Intel and Analog Devices
Inc. (ADI) as the Micro Signal Architecture (MSA) core and introduced it in
December of 2000. Since then ADI has put this core into its Blackfin
processor family of devices. The Blackfin core has the advantages of a clean,
orthogonal,RISC-like microprocessor instruction set. It combines a dual-MAC
(Multiply/Accumulate), state-of-the-art signal processing engine and
single-instruction, multiple-data (SIMD) multimedia capabilities into a single
instruction-set architecture.
The Blackfin architecture, including the instruction set, is described by the
ADSP-BF53x/BF56x Blackfin Processor Programming Reference
http://blackfin.uclinux.org/gf/download/frsrelease/29/2549/Blackfin_PRM.pdf
The Blackfin processor is already supported by major releases of gcc, and
there are binary and source rpms/tarballs for many architectures at:
http://blackfin.uclinux.org/gf/project/toolchain/frs There is complete
documentation, including "getting started" guides available at:
http://docs.blackfin.uclinux.org/ which provides links to the sources and
patches you will need in order to set up a cross-compiling environment for
bfin-linux-uclibc
This patch, as well as the other patches (toolchain, distribution,
uClibc) are actively supported by Analog Devices Inc, at:
http://blackfin.uclinux.org/
We have tested this on LTP, and our test plan (including pass/fails) can
be found at:
http://docs.blackfin.uclinux.org/doku.php?id=testing_the_linux_kernel
[m.kozlowski@tuxland.pl: balance parenthesis in blackfin header files]
Signed-off-by: Bryan Wu <bryan.wu@analog.com>
Signed-off-by: Mariusz Kozlowski <m.kozlowski@tuxland.pl>
Signed-off-by: Aubrey Li <aubrey.li@analog.com>
Signed-off-by: Jie Zhang <jie.zhang@analog.com>
Signed-off-by: Andrew Morton <akpm@linux-foundation.org>
Signed-off-by: Linus Torvalds <torvalds@linux-foundation.org>
Diffstat (limited to 'include/asm-blackfin/mach-bf561/dma.h')
-rw-r--r-- | include/asm-blackfin/mach-bf561/dma.h | 35 |
1 files changed, 35 insertions, 0 deletions
diff --git a/include/asm-blackfin/mach-bf561/dma.h b/include/asm-blackfin/mach-bf561/dma.h new file mode 100644 index 000000000000..21d982003e75 --- /dev/null +++ b/include/asm-blackfin/mach-bf561/dma.h | |||
@@ -0,0 +1,35 @@ | |||
1 | /***************************************************************************** | ||
2 | * | ||
3 | * BF-533/2/1 Specific Declarations | ||
4 | * | ||
5 | ****************************************************************************/ | ||
6 | |||
7 | #ifndef _MACH_DMA_H_ | ||
8 | #define _MACH_DMA_H_ | ||
9 | |||
10 | #define MAX_BLACKFIN_DMA_CHANNEL 36 | ||
11 | |||
12 | #define CH_PPI0 0 | ||
13 | #define CH_PPI (CH_PPI0) | ||
14 | #define CH_PPI1 1 | ||
15 | #define CH_SPORT0_RX 12 | ||
16 | #define CH_SPORT0_TX 13 | ||
17 | #define CH_SPORT1_RX 14 | ||
18 | #define CH_SPORT1_TX 15 | ||
19 | #define CH_SPI 16 | ||
20 | #define CH_UART_RX 17 | ||
21 | #define CH_UART_TX 18 | ||
22 | #define CH_MEM_STREAM0_DEST 24 /* TX */ | ||
23 | #define CH_MEM_STREAM0_SRC 25 /* RX */ | ||
24 | #define CH_MEM_STREAM1_DEST 26 /* TX */ | ||
25 | #define CH_MEM_STREAM1_SRC 27 /* RX */ | ||
26 | #define CH_MEM_STREAM2_DEST 28 | ||
27 | #define CH_MEM_STREAM2_SRC 29 | ||
28 | #define CH_MEM_STREAM3_SRC 30 | ||
29 | #define CH_MEM_STREAM3_DEST 31 | ||
30 | #define CH_IMEM_STREAM0_DEST 32 | ||
31 | #define CH_IMEM_STREAM0_SRC 33 | ||
32 | #define CH_IMEM_STREAM1_SRC 34 | ||
33 | #define CH_IMEM_STREAM1_DEST 35 | ||
34 | |||
35 | #endif | ||