aboutsummaryrefslogtreecommitdiffstats
path: root/include/asm-arm/cacheflush.h
diff options
context:
space:
mode:
authorHyok S. Choi <hyok.choi@samsung.com>2006-09-26 04:38:32 -0400
committerRussell King <rmk+kernel@arm.linux.org.uk>2006-09-27 12:39:19 -0400
commitf37f46eb1c0bd0b11c34ef06c7365658be989d80 (patch)
tree1790995456cafc852899927140e5dd7523463fdb /include/asm-arm/cacheflush.h
parentd60674eb5d961b2421db16cc373dc163f38cc105 (diff)
[ARM] nommu: add ARM946E-S core support
This patch adds ARM946E-S core support which has typically 8KB I&D cache. It has a MPU and supports ARMv5TE instruction set. Because the ARM946E-S core can be synthesizable with various cache size, CONFIG_CPU_DCACHE_SIZE is defined for vendor specific configurations. Signed-off-by: Hyok S. Choi <hyok.choi@samsung.com> Signed-off-by: Russell King <rmk+kernel@arm.linux.org.uk>
Diffstat (limited to 'include/asm-arm/cacheflush.h')
-rw-r--r--include/asm-arm/cacheflush.h8
1 files changed, 8 insertions, 0 deletions
diff --git a/include/asm-arm/cacheflush.h b/include/asm-arm/cacheflush.h
index b0a8603400be..b611a8ea0bb2 100644
--- a/include/asm-arm/cacheflush.h
+++ b/include/asm-arm/cacheflush.h
@@ -64,6 +64,14 @@
64# endif 64# endif
65#endif 65#endif
66 66
67#if defined(CONFIG_CPU_ARM946E)
68# ifdef _CACHE
69# define MULTI_CACHE 1
70# else
71# define _CACHE arm946
72# endif
73#endif
74
67#if defined(CONFIG_CPU_SA110) || defined(CONFIG_CPU_SA1100) 75#if defined(CONFIG_CPU_SA110) || defined(CONFIG_CPU_SA1100)
68# ifdef _CACHE 76# ifdef _CACHE
69# define MULTI_CACHE 1 77# define MULTI_CACHE 1