aboutsummaryrefslogtreecommitdiffstats
path: root/include/asm-arm/arch-pxa/irqs.h
diff options
context:
space:
mode:
authorLinus Torvalds <torvalds@ppc970.osdl.org>2005-04-16 18:20:36 -0400
committerLinus Torvalds <torvalds@ppc970.osdl.org>2005-04-16 18:20:36 -0400
commit1da177e4c3f41524e886b7f1b8a0c1fc7321cac2 (patch)
tree0bba044c4ce775e45a88a51686b5d9f90697ea9d /include/asm-arm/arch-pxa/irqs.h
Linux-2.6.12-rc2v2.6.12-rc2
Initial git repository build. I'm not bothering with the full history, even though we have it. We can create a separate "historical" git archive of that later if we want to, and in the meantime it's about 3.2GB when imported into git - space that would just make the early git days unnecessarily complicated, when we don't have a lot of good infrastructure for it. Let it rip!
Diffstat (limited to 'include/asm-arm/arch-pxa/irqs.h')
-rw-r--r--include/asm-arm/arch-pxa/irqs.h219
1 files changed, 219 insertions, 0 deletions
diff --git a/include/asm-arm/arch-pxa/irqs.h b/include/asm-arm/arch-pxa/irqs.h
new file mode 100644
index 000000000000..05c4b7027592
--- /dev/null
+++ b/include/asm-arm/arch-pxa/irqs.h
@@ -0,0 +1,219 @@
1/*
2 * linux/include/asm-arm/arch-pxa/irqs.h
3 *
4 * Author: Nicolas Pitre
5 * Created: Jun 15, 2001
6 * Copyright: MontaVista Software Inc.
7 *
8 * This program is free software; you can redistribute it and/or modify
9 * it under the terms of the GNU General Public License version 2 as
10 * published by the Free Software Foundation.
11 */
12
13#include <linux/config.h>
14
15#ifdef CONFIG_PXA27x
16#define PXA_IRQ_SKIP 0
17#else
18#define PXA_IRQ_SKIP 7
19#endif
20
21#define PXA_IRQ(x) ((x) - PXA_IRQ_SKIP)
22
23#define IRQ_SSP3 PXA_IRQ(0) /* SSP3 service request */
24#define IRQ_MSL PXA_IRQ(1) /* MSL Interface interrupt */
25#define IRQ_USBH2 PXA_IRQ(2) /* USB Host interrupt 1 (OHCI) */
26#define IRQ_USBH1 PXA_IRQ(3) /* USB Host interrupt 2 (non-OHCI) */
27#define IRQ_KEYPAD PXA_IRQ(4) /* Key pad controller */
28#define IRQ_MEMSTK PXA_IRQ(5) /* Memory Stick interrupt */
29#define IRQ_PWRI2C PXA_IRQ(6) /* Power I2C interrupt */
30#define IRQ_HWUART PXA_IRQ(7) /* HWUART Transmit/Receive/Error (PXA26x) */
31#define IRQ_OST_4_11 PXA_IRQ(7) /* OS timer 4-11 matches (PXA27x) */
32#define IRQ_GPIO0 PXA_IRQ(8) /* GPIO0 Edge Detect */
33#define IRQ_GPIO1 PXA_IRQ(9) /* GPIO1 Edge Detect */
34#define IRQ_GPIO_2_x PXA_IRQ(10) /* GPIO[2-x] Edge Detect */
35#define IRQ_USB PXA_IRQ(11) /* USB Service */
36#define IRQ_PMU PXA_IRQ(12) /* Performance Monitoring Unit */
37#define IRQ_I2S PXA_IRQ(13) /* I2S Interrupt */
38#define IRQ_AC97 PXA_IRQ(14) /* AC97 Interrupt */
39#define IRQ_ASSP PXA_IRQ(15) /* Audio SSP Service Request (PXA25x) */
40#define IRQ_USIM PXA_IRQ(15) /* Smart Card interface interrupt (PXA27x) */
41#define IRQ_NSSP PXA_IRQ(16) /* Network SSP Service Request (PXA25x) */
42#define IRQ_SSP2 PXA_IRQ(16) /* SSP2 interrupt (PXA27x) */
43#define IRQ_LCD PXA_IRQ(17) /* LCD Controller Service Request */
44#define IRQ_I2C PXA_IRQ(18) /* I2C Service Request */
45#define IRQ_ICP PXA_IRQ(19) /* ICP Transmit/Receive/Error */
46#define IRQ_STUART PXA_IRQ(20) /* STUART Transmit/Receive/Error */
47#define IRQ_BTUART PXA_IRQ(21) /* BTUART Transmit/Receive/Error */
48#define IRQ_FFUART PXA_IRQ(22) /* FFUART Transmit/Receive/Error*/
49#define IRQ_MMC PXA_IRQ(23) /* MMC Status/Error Detection */
50#define IRQ_SSP PXA_IRQ(24) /* SSP Service Request */
51#define IRQ_DMA PXA_IRQ(25) /* DMA Channel Service Request */
52#define IRQ_OST0 PXA_IRQ(26) /* OS Timer match 0 */
53#define IRQ_OST1 PXA_IRQ(27) /* OS Timer match 1 */
54#define IRQ_OST2 PXA_IRQ(28) /* OS Timer match 2 */
55#define IRQ_OST3 PXA_IRQ(29) /* OS Timer match 3 */
56#define IRQ_RTC1Hz PXA_IRQ(30) /* RTC HZ Clock Tick */
57#define IRQ_RTCAlrm PXA_IRQ(31) /* RTC Alarm */
58
59#ifdef CONFIG_PXA27x
60#define IRQ_TPM PXA_IRQ(32) /* TPM interrupt */
61#define IRQ_CAMERA PXA_IRQ(33) /* Camera Interface */
62
63#define PXA_INTERNAL_IRQS 34
64#else
65#define PXA_INTERNAL_IRQS 32
66#endif
67
68#define GPIO_2_x_TO_IRQ(x) \
69 PXA_IRQ((x) - 2 + PXA_INTERNAL_IRQS)
70#define IRQ_GPIO(x) (((x) < 2) ? (IRQ_GPIO0 + (x)) : GPIO_2_x_TO_IRQ(x))
71
72#define IRQ_TO_GPIO_2_x(i) \
73 ((i) - IRQ_GPIO(2) + 2)
74#define IRQ_TO_GPIO(i) (((i) < IRQ_GPIO(2)) ? ((i) - IRQ_GPIO0) : IRQ_TO_GPIO_2_x(i))
75
76#if defined(CONFIG_PXA25x)
77#define PXA_LAST_GPIO 80
78#elif defined(CONFIG_PXA27x)
79#define PXA_LAST_GPIO 127
80#endif
81
82/*
83 * The next 16 interrupts are for board specific purposes. Since
84 * the kernel can only run on one machine at a time, we can re-use
85 * these. If you need more, increase IRQ_BOARD_END, but keep it
86 * within sensible limits.
87 */
88#define IRQ_BOARD_START (IRQ_GPIO(PXA_LAST_GPIO) + 1)
89#define IRQ_BOARD_END (IRQ_BOARD_START + 16)
90
91#define IRQ_SA1111_START (IRQ_BOARD_END)
92#define IRQ_GPAIN0 (IRQ_BOARD_END + 0)
93#define IRQ_GPAIN1 (IRQ_BOARD_END + 1)
94#define IRQ_GPAIN2 (IRQ_BOARD_END + 2)
95#define IRQ_GPAIN3 (IRQ_BOARD_END + 3)
96#define IRQ_GPBIN0 (IRQ_BOARD_END + 4)
97#define IRQ_GPBIN1 (IRQ_BOARD_END + 5)
98#define IRQ_GPBIN2 (IRQ_BOARD_END + 6)
99#define IRQ_GPBIN3 (IRQ_BOARD_END + 7)
100#define IRQ_GPBIN4 (IRQ_BOARD_END + 8)
101#define IRQ_GPBIN5 (IRQ_BOARD_END + 9)
102#define IRQ_GPCIN0 (IRQ_BOARD_END + 10)
103#define IRQ_GPCIN1 (IRQ_BOARD_END + 11)
104#define IRQ_GPCIN2 (IRQ_BOARD_END + 12)
105#define IRQ_GPCIN3 (IRQ_BOARD_END + 13)
106#define IRQ_GPCIN4 (IRQ_BOARD_END + 14)
107#define IRQ_GPCIN5 (IRQ_BOARD_END + 15)
108#define IRQ_GPCIN6 (IRQ_BOARD_END + 16)
109#define IRQ_GPCIN7 (IRQ_BOARD_END + 17)
110#define IRQ_MSTXINT (IRQ_BOARD_END + 18)
111#define IRQ_MSRXINT (IRQ_BOARD_END + 19)
112#define IRQ_MSSTOPERRINT (IRQ_BOARD_END + 20)
113#define IRQ_TPTXINT (IRQ_BOARD_END + 21)
114#define IRQ_TPRXINT (IRQ_BOARD_END + 22)
115#define IRQ_TPSTOPERRINT (IRQ_BOARD_END + 23)
116#define SSPXMTINT (IRQ_BOARD_END + 24)
117#define SSPRCVINT (IRQ_BOARD_END + 25)
118#define SSPROR (IRQ_BOARD_END + 26)
119#define AUDXMTDMADONEA (IRQ_BOARD_END + 32)
120#define AUDRCVDMADONEA (IRQ_BOARD_END + 33)
121#define AUDXMTDMADONEB (IRQ_BOARD_END + 34)
122#define AUDRCVDMADONEB (IRQ_BOARD_END + 35)
123#define AUDTFSR (IRQ_BOARD_END + 36)
124#define AUDRFSR (IRQ_BOARD_END + 37)
125#define AUDTUR (IRQ_BOARD_END + 38)
126#define AUDROR (IRQ_BOARD_END + 39)
127#define AUDDTS (IRQ_BOARD_END + 40)
128#define AUDRDD (IRQ_BOARD_END + 41)
129#define AUDSTO (IRQ_BOARD_END + 42)
130#define IRQ_USBPWR (IRQ_BOARD_END + 43)
131#define IRQ_HCIM (IRQ_BOARD_END + 44)
132#define IRQ_HCIBUFFACC (IRQ_BOARD_END + 45)
133#define IRQ_HCIRMTWKP (IRQ_BOARD_END + 46)
134#define IRQ_NHCIMFCIR (IRQ_BOARD_END + 47)
135#define IRQ_USB_PORT_RESUME (IRQ_BOARD_END + 48)
136#define IRQ_S0_READY_NINT (IRQ_BOARD_END + 49)
137#define IRQ_S1_READY_NINT (IRQ_BOARD_END + 50)
138#define IRQ_S0_CD_VALID (IRQ_BOARD_END + 51)
139#define IRQ_S1_CD_VALID (IRQ_BOARD_END + 52)
140#define IRQ_S0_BVD1_STSCHG (IRQ_BOARD_END + 53)
141#define IRQ_S1_BVD1_STSCHG (IRQ_BOARD_END + 54)
142
143#define IRQ_LOCOMO_START (IRQ_BOARD_END)
144#define IRQ_LOCOMO_KEY (IRQ_BOARD_END + 0)
145#define IRQ_LOCOMO_GPIO0 (IRQ_BOARD_END + 1)
146#define IRQ_LOCOMO_GPIO1 (IRQ_BOARD_END + 2)
147#define IRQ_LOCOMO_GPIO2 (IRQ_BOARD_END + 3)
148#define IRQ_LOCOMO_GPIO3 (IRQ_BOARD_END + 4)
149#define IRQ_LOCOMO_GPIO4 (IRQ_BOARD_END + 5)
150#define IRQ_LOCOMO_GPIO5 (IRQ_BOARD_END + 6)
151#define IRQ_LOCOMO_GPIO6 (IRQ_BOARD_END + 7)
152#define IRQ_LOCOMO_GPIO7 (IRQ_BOARD_END + 8)
153#define IRQ_LOCOMO_GPIO8 (IRQ_BOARD_END + 9)
154#define IRQ_LOCOMO_GPIO9 (IRQ_BOARD_END + 10)
155#define IRQ_LOCOMO_GPIO10 (IRQ_BOARD_END + 11)
156#define IRQ_LOCOMO_GPIO11 (IRQ_BOARD_END + 12)
157#define IRQ_LOCOMO_GPIO12 (IRQ_BOARD_END + 13)
158#define IRQ_LOCOMO_GPIO13 (IRQ_BOARD_END + 14)
159#define IRQ_LOCOMO_GPIO14 (IRQ_BOARD_END + 15)
160#define IRQ_LOCOMO_GPIO15 (IRQ_BOARD_END + 16)
161#define IRQ_LOCOMO_LT (IRQ_BOARD_END + 17)
162#define IRQ_LOCOMO_SPI_RFR (IRQ_BOARD_END + 18)
163#define IRQ_LOCOMO_SPI_RFW (IRQ_BOARD_END + 19)
164#define IRQ_LOCOMO_SPI_OVRN (IRQ_BOARD_END + 20)
165#define IRQ_LOCOMO_SPI_TEND (IRQ_BOARD_END + 21)
166
167/*
168 * Figure out the MAX IRQ number.
169 *
170 * If we have an SA1111, the max IRQ is S1_BVD1_STSCHG+1.
171 * If we have an LoCoMo, the max IRQ is IRQ_LOCOMO_SPI_TEND+1
172 * Otherwise, we have the standard IRQs only.
173 */
174#ifdef CONFIG_SA1111
175#define NR_IRQS (IRQ_S1_BVD1_STSCHG + 1)
176#elif defined(CONFIG_SHARP_LOCOMO)
177#define NR_IRQS (IRQ_LOCOMO_SPI_TEND + 1)
178#elif defined(CONFIG_ARCH_LUBBOCK) || \
179 defined(CONFIG_MACH_MAINSTONE)
180#define NR_IRQS (IRQ_BOARD_END)
181#else
182#define NR_IRQS (IRQ_BOARD_START)
183#endif
184
185/*
186 * Board specific IRQs. Define them here.
187 * Do not surround them with ifdefs.
188 */
189#define LUBBOCK_IRQ(x) (IRQ_BOARD_START + (x))
190#define LUBBOCK_SD_IRQ LUBBOCK_IRQ(0)
191#define LUBBOCK_SA1111_IRQ LUBBOCK_IRQ(1)
192#define LUBBOCK_USB_IRQ LUBBOCK_IRQ(2) /* usb connect */
193#define LUBBOCK_ETH_IRQ LUBBOCK_IRQ(3)
194#define LUBBOCK_UCB1400_IRQ LUBBOCK_IRQ(4)
195#define LUBBOCK_BB_IRQ LUBBOCK_IRQ(5)
196#define LUBBOCK_USB_DISC_IRQ LUBBOCK_IRQ(6) /* usb disconnect */
197#define LUBBOCK_LAST_IRQ LUBBOCK_IRQ(6)
198
199#define MAINSTONE_IRQ(x) (IRQ_BOARD_START + (x))
200#define MAINSTONE_MMC_IRQ MAINSTONE_IRQ(0)
201#define MAINSTONE_USIM_IRQ MAINSTONE_IRQ(1)
202#define MAINSTONE_USBC_IRQ MAINSTONE_IRQ(2)
203#define MAINSTONE_ETHERNET_IRQ MAINSTONE_IRQ(3)
204#define MAINSTONE_AC97_IRQ MAINSTONE_IRQ(4)
205#define MAINSTONE_PEN_IRQ MAINSTONE_IRQ(5)
206#define MAINSTONE_MSINS_IRQ MAINSTONE_IRQ(6)
207#define MAINSTONE_EXBRD_IRQ MAINSTONE_IRQ(7)
208#define MAINSTONE_S0_CD_IRQ MAINSTONE_IRQ(9)
209#define MAINSTONE_S0_STSCHG_IRQ MAINSTONE_IRQ(10)
210#define MAINSTONE_S0_IRQ MAINSTONE_IRQ(11)
211#define MAINSTONE_S1_CD_IRQ MAINSTONE_IRQ(13)
212#define MAINSTONE_S1_STSCHG_IRQ MAINSTONE_IRQ(14)
213#define MAINSTONE_S1_IRQ MAINSTONE_IRQ(15)
214
215/* LoCoMo Interrupts (CONFIG_SHARP_LOCOMO) */
216#define IRQ_LOCOMO_KEY_BASE (IRQ_BOARD_START + 0)
217#define IRQ_LOCOMO_GPIO_BASE (IRQ_BOARD_START + 1)
218#define IRQ_LOCOMO_LT_BASE (IRQ_BOARD_START + 2)
219#define IRQ_LOCOMO_SPI_BASE (IRQ_BOARD_START + 3)