diff options
| author | Zhenyu Wang <zhenyuw@linux.intel.com> | 2010-02-04 20:14:17 -0500 |
|---|---|---|
| committer | Eric Anholt <eric@anholt.net> | 2010-02-10 16:05:57 -0500 |
| commit | b91ad0ec52770dcb622b94fc1f57e076686f427a (patch) | |
| tree | afc3fa2d9ac2c3e80dbbf953d080e14c6eb5595f /fs/binfmt_elf_fdpic.c | |
| parent | e28cab42f384745c8a947a9ccd51e4aae52f5d51 (diff) | |
drm/i915: Rework DPLL calculation parameters for Ironlake
Got Ironlake DPLL parameter table, which reflects the hardware
optimized values. So this one trys to list DPLL parameters for
different output types, should potential fix clock issue seen
on new Arrandale CPUs.
This fixes DPLL setting failure on one 1920x1080 dual channel
LVDS for Ironlake. Test has also been made on LVDS panels with
smaller size and CRT/HDMI/DP ports for different monitors on
their all supported modes.
Update:
- Change name of double LVDS to dual LVDS.
- Fix SSC 120M reference clock to use the right range.
Cc: CSJ <changsijay@gmail.com>
Signed-off-by: Zhenyu Wang <zhenyuw@linux.intel.com>
Signed-off-by: Eric Anholt <eric@anholt.net>
Diffstat (limited to 'fs/binfmt_elf_fdpic.c')
0 files changed, 0 insertions, 0 deletions