aboutsummaryrefslogtreecommitdiffstats
path: root/drivers
diff options
context:
space:
mode:
authorJon Mason <jdmason@kudzu.us>2011-06-27 13:50:14 -0400
committerJohn W. Linville <linville@tuxdriver.com>2011-06-29 15:10:59 -0400
commit6a4ecc29c90c322e28941e6dec406b08b5e1f0ea (patch)
tree121e11bbaf89ecc06c44cc34f1f681a828e97ff1 /drivers
parentf05b691150af4cfccbfba6cc708b9a58b9216903 (diff)
rtlwifi: remove unnecessary read of PCI_CAP_ID_EXP
The PCIE capability offset is saved during PCI bus walking. It will remove an unnecessary search in the PCI configuration space if this value is referenced instead of reacquiring it. Also, remove unnecessary and unused #defines for PCI. Signed-off-by: Jon Mason <jdmason@kudzu.us> Signed-off-by: John W. Linville <linville@tuxdriver.com>
Diffstat (limited to 'drivers')
-rw-r--r--drivers/net/wireless/rtlwifi/pci.c2
-rw-r--r--drivers/net/wireless/rtlwifi/pci.h5
2 files changed, 1 insertions, 6 deletions
diff --git a/drivers/net/wireless/rtlwifi/pci.c b/drivers/net/wireless/rtlwifi/pci.c
index 6a15f368ebb9..aa0ba9ec6aa9 100644
--- a/drivers/net/wireless/rtlwifi/pci.c
+++ b/drivers/net/wireless/rtlwifi/pci.c
@@ -390,7 +390,7 @@ static void rtl_pci_parse_configuration(struct pci_dev *pdev,
390 u8 linkctrl_reg; 390 u8 linkctrl_reg;
391 391
392 /*Link Control Register */ 392 /*Link Control Register */
393 pos = pci_find_capability(pdev, PCI_CAP_ID_EXP); 393 pos = pci_pcie_cap(pdev);
394 pci_read_config_byte(pdev, pos + PCI_EXP_LNKCTL, &linkctrl_reg); 394 pci_read_config_byte(pdev, pos + PCI_EXP_LNKCTL, &linkctrl_reg);
395 pcipriv->ndis_adapter.linkctrl_reg = linkctrl_reg; 395 pcipriv->ndis_adapter.linkctrl_reg = linkctrl_reg;
396 396
diff --git a/drivers/net/wireless/rtlwifi/pci.h b/drivers/net/wireless/rtlwifi/pci.h
index 671b1f5aa0cf..76f42005a118 100644
--- a/drivers/net/wireless/rtlwifi/pci.h
+++ b/drivers/net/wireless/rtlwifi/pci.h
@@ -75,11 +75,6 @@
75#define PCI_CONF_ADDRESS 0x0CF8 /*PCI Configuration Space Address */ 75#define PCI_CONF_ADDRESS 0x0CF8 /*PCI Configuration Space Address */
76#define PCI_CONF_DATA 0x0CFC /*PCI Configuration Space Data */ 76#define PCI_CONF_DATA 0x0CFC /*PCI Configuration Space Data */
77 77
78#define PCI_CLASS_BRIDGE_DEV 0x06
79#define PCI_SUBCLASS_BR_PCI_TO_PCI 0x04
80#define PCI_CAPABILITY_ID_PCI_EXPRESS 0x10
81#define PCI_CAP_ID_EXP 0x10
82
83#define U1DONTCARE 0xFF 78#define U1DONTCARE 0xFF
84#define U2DONTCARE 0xFFFF 79#define U2DONTCARE 0xFFFF
85#define U4DONTCARE 0xFFFFFFFF 80#define U4DONTCARE 0xFFFFFFFF