aboutsummaryrefslogtreecommitdiffstats
path: root/drivers
diff options
context:
space:
mode:
authorFlorian Fainelli <ffainelli@freebox.fr>2010-04-08 21:04:52 -0400
committerDavid S. Miller <davem@davemloft.net>2010-04-13 06:29:36 -0400
commit5e10d4a7fc80e4ef310c07a6a547406fef50534a (patch)
tree7403140f22fbdbb454d990f1d1a4b504aa235bc0 /drivers
parent0de8655ab9181cbaca82aa60402b14118e06d030 (diff)
bcm63xx_enet: do not overwrite ENET_CTL_REG value
bcm_enet_hw_preinit will correctly set values in ENET_CTL_REG for internal or external MII operations, however, bcm_enet_open will blindly overwrite the ENET_CTL_REG register value and thus we will loose any changes to it that were made in bcm_enet_hw_preinit, rendering external MII operations non-working. This would lead to the driver not being able to check for link availability on external PHY setups, and thus we would never get to sending packets because link was down from the driver side. This was completely un-noticed because all boards out there but BCM6338-based ones use internal phy on their enet0 interface. Signed-off-by: Florian Fainelli <ffainelli@freebox.fr> Signed-off-by: David S. Miller <davem@davemloft.net>
Diffstat (limited to 'drivers')
-rw-r--r--drivers/net/bcm63xx_enet.c4
1 files changed, 3 insertions, 1 deletions
diff --git a/drivers/net/bcm63xx_enet.c b/drivers/net/bcm63xx_enet.c
index d91105693c8a..37a4be57a2b7 100644
--- a/drivers/net/bcm63xx_enet.c
+++ b/drivers/net/bcm63xx_enet.c
@@ -959,7 +959,9 @@ static int bcm_enet_open(struct net_device *dev)
959 /* all set, enable mac and interrupts, start dma engine and 959 /* all set, enable mac and interrupts, start dma engine and
960 * kick rx dma channel */ 960 * kick rx dma channel */
961 wmb(); 961 wmb();
962 enet_writel(priv, ENET_CTL_ENABLE_MASK, ENET_CTL_REG); 962 val = enet_readl(priv, ENET_CTL_REG);
963 val |= ENET_CTL_ENABLE_MASK;
964 enet_writel(priv, val, ENET_CTL_REG);
963 enet_dma_writel(priv, ENETDMA_CFG_EN_MASK, ENETDMA_CFG_REG); 965 enet_dma_writel(priv, ENETDMA_CFG_EN_MASK, ENETDMA_CFG_REG);
964 enet_dma_writel(priv, ENETDMA_CHANCFG_EN_MASK, 966 enet_dma_writel(priv, ENETDMA_CHANCFG_EN_MASK,
965 ENETDMA_CHANCFG_REG(priv->rx_chan)); 967 ENETDMA_CHANCFG_REG(priv->rx_chan));